

General Description

The AOZ8829DI-05 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI 1.4/2.0, USB 3.1, MDDI, SATA, and Gigabit Ethernet from damaging ESD events.

This device incorporates eight surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground.

The AOZ8829DI-05 provides a typical line-to-line capacitance of 0.25 pF and low insertion loss up to 6 GHz providing greater signal integrity making it ideally suited for HDMI 1.4/2.0 or USB 3.1 applications, such as Digital TVs, DVD players, computing, set-top boxes and MDDI applications in mobile computing devices.

The AOZ8829DI-05 comes in a RoHS compliant and Halogen Free 2.5 mm x 1.0 mm x 0.55 mm DFN-10 package and is rated for -40 °C to +85 °C junction temperature range.

Features

- ESD protection for high-speed data lines:
 - IEC 61000-4-2, level 4 (ESD) immunity test
 - IEC61000-4-5 (Lightning) 6 A (8/20 μS)
 - Human Body Model (HBM) ±30 kV
- Array of surge rated diodes with internal TVS diode
- Protects four I/O lines
- Low capacitance between I/O lines: 0.25 pF
- Low clamping voltage
- Low operating voltage: 5V

Applications

- HDMI 1.4/2.0, USB 3.1, MDDI, SATA ports
- Monitors and flat panel displays
- Set-top box
- Video graphics cards
- Digital Video Interface (DVI)
- Notebook computers



Typical Applications




Figure 1. USB 3.1 Ports




Figure 2. HDMI 1.4/2.0 Ports


Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ8829DI-05	-40 °C to +85 °C	2.5 mm x 1.0 mm x 0.55 mm DFN-10	Green Product



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Storage Temperature (T_S)	-65 °C to +150 °C
ESD Rating per IEC61000-4-2, contact ⁽¹⁾⁽³⁾	±30 kV
ESD Rating per IEC61000-4-2, air ⁽¹⁾⁽³⁾	±30 kV
ESD Rating per Human Body Model ⁽²⁾⁽³⁾	±30 kV

Notes:

- IEC 61000-4-2 discharge with $C_{Discharge} = 150\text{pF}$, $R_{Discharge} = 330\ \Omega$.
- Human Body Discharge per MIL-STD-883, Method 3015 $C_{Discharge} = 100\ \text{pF}$, $R_{Discharge} = 1.5\ \text{k}\Omega$.

Maximum Operating Ratings

Parameter	Rating
Junction Temperature (T_J)	-40 °C to +125 °C

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Diagram
I_{PP}	Maximum Reverse Peak Pulse Current	
V_{CL}	Clamping Voltage @ I_{PP} 100ns Transmission Line Pulse (TLP)	
V_{RWM}	Working Peak Reverse Voltage	
I_R	Maximum Reverse Leakage Current	
V_{BR}	Breakdown Voltage	
I_T	Test Current	
V_F	Forward Voltage @ I_F	
C_J	Max. Capacitance @ $V_R = 0$ and $f = 1$ MHz	


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{RWM}	Reverse Working Voltage	I/O pin to ground			5	V
V_{BR}	Reverse Breakdown Voltage	$I_T = 100 \mu\text{A}$, I/O pin-to-ground	6			V
I_R	Reverse Leakage Current	Max. V_{RWM} , I/O pin-to-ground			0.1	μA
V_{CL}	Clamping Voltage ⁽³⁾ (100 ns Transmission Line Pulse, I/O Pin-to-Ground)	$I_{TLP} = 2 \text{ A}$ $I_{TLP} = -2 \text{ A}$			3 -2.5	V V
		$I_{TLP} = 12 \text{ A}$ $I_{TLP} = -12 \text{ A}$			6.5 -4.0	V V
V_{CL}	Clamping Voltage ⁽³⁾ (IEC61000-4-5, 8/20 μs , I/O Pin-to-Ground)	$I_{PP} = 6 \text{ A}$ $I_{PP} = -8 \text{ A}$			7.5 -8.5	V V
R_{DNY}	Dynamic Resistance ⁽³⁾	$I_{TLP} = 1 \text{ A to } 16 \text{ A}$ $I_{TLP} = -1 \text{ A to } -16 \text{ A}$		0.35 0.15		Ω Ω
C_J	Junction Capacitance	$V_{PIN\ 3,8} = 0 \text{ V}$, $V_{I/O} = 0 \text{ V}$, $f = 1 \text{ MHz}$, I/O pin-to-ground		0.6		pF
		$V_{PIN\ 3,8} = 0 \text{ V}$, $V_{I/O} = 0 \text{ V}$, $f = 1 \text{ MHz}$, I/O pin-to-I/O pin		0.25		pF

Notes:


3. These specifications are guaranteed by design and characterization.

Typical Performance Characteristics


Forward Voltage vs. Forward Peak Pulse Current
($t_{period} = 100ns$, $t_r = 1ns$)




Clamping Voltage vs. Peak Pulse Current
($t_{period} = 100ns$, $t_r = 1ns$)




+8kV ESD Clamping Per IEC 61000-4-2
(Contact, Between I/O to GND)




-8kV ESD Clamping Per IEC 61000-4-2
(Contact, Between I/O to GND)



USB 3.1 Eye Diagram with AOZ8829 (10Gbps)



Thunderbolt 2.0 Eye Diagram with AOZ8829 (10Gbps)



High Speed PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8829DI-05 devices should be located as close as possible to the noise source. The AOZ8829DI-05 device should be placed on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8829DI-05 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8829DI-05 device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with

relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design.

The AOZ8829DI-05 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. The AOZ8829DI-05 is designed for ease of PCB layout by allowing the traces to run underneath the device. The pin out of the AOZ8829DI-05 is designed to simply drop onto the IO lines of a High Definition Multimedia Interface (HDMI 1.4/2.0) or USB 3.1 design without having to divert the signal lines that may add more parasitic inductance. Pins 1, 2, 4 and 5 are connected to the internal TVS devices and pins 6, 7, 9 and 10 are no connects. The no connects was done so the package can be securely soldered onto the PCB surface.




Figure 3. Flow Through Layout for HDMI 1.4/2.0




Figure 4. Flow Through Layout for USB 3.1

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.