

TS5A23157-Q1 Dual 15-Ω SPDT Analog Switch

1 Features

- Qualified for automotive applications
 - AEC-Q100 qualified with the following results:
 - Device temperature grade 1: –40°C to 125°C
 - Device HBM ESD classification level H2
 - Device CDM ESD classification level C4B
- Functional safety-capable
 - Documentation available to aid functional safety system design
- Customer-specific configuration control can be supported along with major-change approval
- Specified break-before-make switching ٠
- Low ON-state resistance (15 Ω) •
- Control inputs are 5-V tolerant
- Low charge injection
- Excellent ON-resistance matching
- Low total harmonic distortion •
- ٠ 1.8-V to 5.5-V single-supply operation

2 Applications

- Sample-and-hold circuits
- Battery-powered equipment
- Audio and video signal routing
- Communication circuits


3 Description

The TS5A23157-Q1 is a dual, single-pole, doublethrow (SPDT) analog switch designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals. The device can transmit signals up to 5.5 V (peak) in either direction.

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TS5A23157-Q1	VSSOP (10)	3.00 mm × 3.00 mm			

For all available packages, see the package option (1) addendum at the end of the data sheet.



TS5A23157-Q1 Functional Diagram





Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configurations and Functions	
6 Specifications	4
6.1 Absolute Maximum Ratings	
6.2 Electrical Characteristics for 5-V Supply	
6.3 Electrical Characteristics for 3.3-V Supply	7
6.4 Electrical Characteristics for 2.5-V Supply	8
6.5 Electrical Characteristics for 1.8-V Supply	9
6.6 Typical Characteristics	10
7 Parameter Description	11
8 Parameter Measurement Information	
9 Function and Summary of Characteristics	16
10 Detailed Description	17
10.1 Overview	
10.2 Functional Block Diagram	17
10.3 Feature Description	
10.4 Device Functional Modes	

11 Application and Implementation	. 18
11.1 Application Information	
11.2 Typical Application	
11.3 Design Requirements	
11.4 Detailed Design Procedure	
11.5 Application Performance Plots	
12 Power Supply Recommendations	
13 Layout	
13.1 Layout Guidelines	. 20
13.2 Layout Example	.21
14 Device and Documentation Support	
14.1 Receiving Notification of Documentation Updates.	
14.2 Support Resources	
14.3 Trademarks	.22
14.4 Electrostatic Discharge Caution	
14.5 Glossary	
15 Mechanical, Packaging, and Orderable	
Information	22
15.1 Ordering Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision A (February 2013) to Revision B (June 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added functional safety-capable information to the <i>Features</i> section	1



5 Pin Configurations and Functions






Table 5-1. Pin Functions

PIN		Turne	DESCRIPTION				
NAME	NO.	Туре	DESCRIPTION				
COM1	10	I/O	Common				
COM2	6	I/O	Common				
GND	3	Р	Ground				
IN1	1	I	Digital control to connect COM to NO or NC				
IN2	5	I	Digital control to connect COM to NO or NC				
NC1	9	I/O	Normally closed				
NC2	7	I/O	Normally closed				
NO1	2	I/O	Normally open				
NO2	4	I/O	Normally open				
V+	8	Р	Power supply				

1. I = input, O = output, I/O = input and output, P = power.



6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽¹⁾		-0.5	6.5	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ⁽¹⁾ ⁽²⁾ ⁽³⁾		-0.5	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V_{NC} , V_{NO} , V_{COM} < 0 or V_{NC} , V_{NO} , V_{COM} > V_{+}		±50	mA
I _{NC} I _{NO} I _{COM}	On-state switch current	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}		±50	mA
V _{IN}	Digital input voltage range ^{(1) (2)}		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
	Continuous current through V ₊ or GN	ND		±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			165.36	°C/W
T _{stg}	Storage temperature range		-65	150	°C
ESD	Electrostatic discharge rating	Human-body model H2		2	kV
ESD	Electrostatic discharge rating	Charged-device model C4B		750	V

(1) All voltages are with respect to ground, unless otherwise specified.
(2) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



6.2 Electrical Characteristics for 5-V Supply

V₊ = 4.5 V to 5.5 V, T_A = -40° C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	TA	V+	MIN	TYP ⁽¹⁾	MAX	UNIT	
Analog Switch										
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V+	V	
ON-state resistance	r _{on}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 8-1	Full	4.5 V			15	Ω	
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 3.15 V, I _{COM} = –30 mA,	Switch ON, See Figure 8-1	25°C	4.5 V		0.15		Ω	
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 8-1	25°C	4.5 V		4		Ω	
NC, NO	I _{NC(OFF)} ,	V_{NC} or $V_{NO} = 0$ to V_+ ,	Switch OFF,	25°C	5.5 V	-1	0.05	1	μA	
OFF leakage current	I _{NO(OFF)}	$V_{COM} = 0$ to V_+ ,	See Figure 8-2	Full	5.5 V	-1		1		
NC, NO	I _{NC(ON)} ,	V_{NC} or $V_{NO} = 0$ to V_{+} ,	Switch ON,	25°C	5.5 V	-0.1		0.1		
ON leakage current	I _{NO(ON)}	V _{COM} = Open,	See Figure 8-2	Full	5.5 V	-1		1	μA	
СОМ	1	V _{NC} or V _{NO} = Open,	Switch ON,	25°C	5.5 V	-0.1		0.1		
ON leakage current	ICOM(ON)	$V_{COM} = 0$ to V_+ ,	See Figure 8-2	Full	- 5.5 V	-1		1	μA	
Digital Inputs (IN1, II	N2) ⁽²⁾			•						
Input logic high	V _{IH}			Full		V ₊ × 0.7			V	
Input logic low	VIL			Full				V ₊ × 0.3	V	
Input leakage		V = 5.5 V or 0		25°C		-1	0.05	1		
current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		Full	5.5 V	-1		1	μA	



6.2 Electrical Characteristics for 5-V Supply (continued)

 V_{+} = 4.5 V to 5.5 V, T_{A} = -40°C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		TA	V+	MIN	TYP ⁽¹⁾	MAX	UNIT
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See Figure 8-4	Full	4.5 V to 5.5 V	1.2		8.7	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	R _L = 500 Ω, C _L = 50 pF, See Figure 8-4	Full	4.5 V to 5.5 V	0.5		6.8	ns
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ R _L = 50 Ω,	C _L = 35 pF, See Figure 8-5	25°C	4.5 V to 5.5 V	0.5			ns
Charge injection	Q _C	$V_{NC} = V_{NO} = V_{+}/2,$ R _L = 50 Ω,	See Figure 8-9	25°C	5 V		7		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = V ₊ or GND,	Switch OFF, See Figure 8-3	25°C	5 V		5.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = V ₊ or GND,	Switch ON, See Figure 8-3	25°C	5 V		17.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$	Switch ON, See Figure 8-3	25°C	5 V		17.5		pF
Digital input capacitance	C _{IN}	V _{IN} = V ₊ or GND,	See Figure 8-3	25°C	5 V		2.8		pF
Bandwidth	BW	R _L = 50 Ω,	Switch ON, See Figure 8-6	25°C	4.5 V		220		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 10 MHz,	Switch OFF, See Figure 8-7	25°C	4.5 V		-65		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 10 MHz,	Switch ON, See Figure 8-8	25°C	4.5 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, See Figure 8-10	25°C	4.5 V		0.01		%
Supply									
Positive supply current	I+	$V_{IN} = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	5.5 V			1 10	μA
Change in supply current	ΔΙ+	V _{IN} = V ₊ – 0.6 V		Full	5.5 V			500	μA

(1) $T_A = 25^{\circ}C$

(2) Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.3 Electrical Characteristics for 3.3-V Supply

V₊ = 3 V to 3.6 V, $T_A = -40^{\circ}C$ to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDIT	IONS	TA	V+	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V+	V
ON-state resistance	r _{on}	$\begin{array}{l} 0 \leq V_{NO} \text{ or } V_{NC} \leq V_{+}, \\ I_{COM} = -24 \text{ mA}, \end{array}$	Switch ON, See Figure 8-1	Full	3 V			23	Ω
ON-state resistance match between channels	Δr _{on}	V_{NO} or V_{NC} = 2.1 V, I_{COM} = -24 mA,	Switch ON, See Figure 8-1	25°C	3 V		0.2		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 8-1	25°C	3 V		9		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, See Figure 8-2	25°C Full	3.6 V	-1 -1	0.05	1	μA
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0 to V ₊ , V _{COM} = Open,	Switch ON, See Figure 8-2	25°C Full	3.6 V	-0.1		0.1	μA
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, V_{COM} = 0 to V_{+} ,	Switch ON, See Figure 8-2	25°C Full	3.6 V	-0.1		0.1	μA
Digital Inputs (IN1, II	N2)(2)			Full		-1		I	
Input logic high	V _{IH}			Full		V ₊ × 0.7			V
Input logic low	VIL			Full				V ₊ × 0.3	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	3.6 V	1 1	0.05	1	μA
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See Figure 8-4	Full	3 V to 3.6 V	2.0		10.6	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See Figure 8-4	Full	3 V to 3.6 V	1.0		8.3	ns
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ R _L = 50 Ω,	C _L = 35 pF, See Figure 8-5	25°C	3 V to 3.6 V	0.5			ns
Charge injection	Q _C	$ \begin{array}{l} R_L = 50 \ \Omega, \\ CL = 0.1 \ nF, \end{array} $	See Figure 8-9	25°C	3.3 V		3		рС
Bandwidth	BW	$R_L = 50 \Omega,$ Switch ON,	See Figure 8-6	25°C	3 V		220		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 10 MHz,	Switch OFF, See Figure 8-7	25°C	3 V		-65		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 10 MHz,	Switch ON, See Figure 8-8	25°C	3 V		-66		dB
Total harmonic distortion	THD	R _L = 600 Ω, C _L = 50 pF,	f = 600 Hz to 20 kHz, See Figure 8-10	25°C	3 V		0.015		%
Supply									
Positive supply current	I+	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C Full	3.6 V			1 10	μA
Change in supply current	ΔΙ+	V _{IN} = V ₊ - 0.6 V		Full	3.6 V			500	μA

(1) $T_A = 25^{\circ}C$ (2) Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



6.4 Electrical Characteristics for 2.5-V Supply

V₊ = 2.3 V to 2.7 V, T_A = -40° C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDIT	IONS	TA	V+	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V+	V
ON-state resistance	r _{on}	$\begin{array}{l} 0 \leq V_{NO} \text{ or } V_{NC} \leq V_{+}, \\ I_{COM} = -8 \text{ mA}, \end{array}$	Switch ON, See Figure 8-1	Full	2.3 V			50	Ω
ON-state resistance match between channels	∆r _{on}	V_{NO} or V_{NC} = 1.6 V, I_{COM} = -8 mA,	Switch ON, See Figure 8-1	25°C	2.3 V		0.5		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 8-1	25°C	2.3 V		27		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, See Figure 8-2	25°C Full	2.7 V	-1 -1	0.05	1	μA
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V_{NC} or V_{NO} = 0 to V_+ , V_{COM} = Open,	Switch ON, See Figure 8-2	25°C Full	2.7 V	-0.1 -1		0.1 1	μA
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, V_{COM} = 0 to V_+ ,	Switch ON, See Figure 8-2	25°C Full	2.7 V	-0.1 -1		0.1	μA
Digital Inputs (IN1, II	N2) ⁽²⁾				1				
Input logic high	, V _{IH}			Full		V ₊ × 0.7			V
Input logic low	VIL			Full				V ₊ × 0.3	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	2.7 V	-1 -1	0.05	1	μA
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	R _L = 500 Ω, C _L = 50 pF, See Figure 8-4	Full	2.3 V to 2.7 V	2.5		17	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See Figure 8-4	Full	2.3 V to 2.7 V	1.5		10.5	ns
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ R _L = 50 Ω,	C _L = 35 pF, See Figure 8-5	25°C	2.3 V to 2.7 V	0.5			ns
Bandwidth	BW	R _L = 50 Ω,	Switch ON, See Figure 8-6	25°C	2.3 V		220		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 10 MHz,	Switch OFF, See Figure 8-7	25°C	2.3 V		-65		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 10 MHz,	Switch ON, See Figure 8-8	25°C	2.3 V		-66		dB
Total harmonic distortion	THD	R _L = 600 Ω, C _L = 50 pF,	f = 600 Hz to 20 kHz, See Figure 8-10	25°C	2.3 V		0.025		%
Supply									
Positive supply current	I+	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C Full	2.7 V			1 10	μA
Change in supply current	ΔI+	V _{IN} = V ₊ – 0.6 V		Full	2.7 V			500	μΑ

(1) T_A = 25°C

(2) Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.5 Electrical Characteristics for 1.8-V Supply

 V_{+} = 1.65 V to 1.95 V, T_{A} = -40°C to 125°C (unless otherwise noted)


PARAMETER	SYMBOL	TEST CONDIT	IONS	TA	V.	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V+	V
ON-state resistance	r _{on}	$ \begin{array}{l} 0 \leq V_{NO} \mbox{ or } V_{NC} \leq V_{+}, \\ I_{COM} = -4 \mbox{ mA}, \end{array} $	Switch ON, See Figure 8-1	Full	1.65 V			180	Ω
ON-state resistance match between channels	Δr _{on}	V_{NO} or V_{NC} = 1.15 V, I_{COM} = -4 mA,	Switch ON, See Figure 8-1	25°C	1.65 V		1		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 8-1	25°C	1.65 V		110		Ω
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V_{NC} or V_{NO} = 0 to V_+ , V_{COM} = 0 to V_+ ,	Switch OFF, See Figure 8-2	25°C Full	1.95 V	-1 -1	0.05	1	μA
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V_{NC} or V_{NO} = 0 to V_+ , V_{COM} = Open,	Switch ON, See Figure 8-2	25°C Full	1.95 V	-0.1		0.1	μA
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, V_{COM} = 0 to V_{+} ,	Switch ON, See Figure 8-2	25°C Full	1.95 V	-0.1		0.1	μA
Digital Inputs (IN1, II	N2) ⁽²⁾								
Input logic high	V _{IH}			Full		V ₊ × 0.75			V
Input logic low	V _{IL}			Full				V ₊ × 0.25	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	1.95 V	-1 -1	0.05	1	μA
Dynamic									
Turnon time	t _{ON}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See Figure 8-4	Full	1.65 V to 1.95 V	5.5		27	ns
Turnoff time	t _{OFF}	V_{NC} = GND and V_{NO} = V ₊ , or V_{NC} = V ₊ and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ See Figure 8-4	Full	1.65 V to 1.95 V	2		16	ns
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ R _L = 50 Ω,	C _L = 35 pF, See Figure 8-5	25°C	1.65 V to 1.95 V	0.5			ns
Bandwidth	BW	R _L = 50 Ω,	Switch ON, See Figure 8-6	25°C	1.8 V		220		MHz
OFF isolation	O _{ISO}	R _L = 50 Ω, f = 10 MHz,	Switch OFF, See Figure 8-7	25°C	1.8 V		-60		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 10 MHz,	Switch ON, See Figure 8-8	25°C	1.8 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, See Figure 8-10	25°C	1.8 V		0.015		%
Supply	1	1							
Positive supply current	I+	V _{IN} = V ₊ or GND,	Switch ON or OFF	25°C Full	1.95 V			1 10	μA
Change in supply current	ΔΙ+	V _{IN} = V ₊ - 0.6 V		Full	1.95 V			500	μA

(1) T_A = 25°C

(2) Hold all unused digital inputs of the device at V+ or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



6.6 Typical Characteristics






7 Parameter Description

SYMBOL	DESCRIPTION								
V _{COM}	Voltage at COM								
V _{NC}	Voltage at NC								
V _{NO}	Voltage at NO								
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON								
Δr _{on}	Difference of r _{on} between channels								
r _{on(flat)}	Difference between the maximum and minimum value of r _{on} in a channel over the specified range of conditions								
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions								
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions								
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) being open								
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) being open								
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (NO to COM or NC to COM) in the ON state and the output (NC or NO) being open								
V _{IH}	Minimum input voltage for logic high for the control input (IN)								
VIL	Minimum input voltage for logic low for the control input (IN)								
V _{IN}	Voltage at IN								
I _{IH} , I _{IL}	Leakage current measured at IN								
t _{ON}	Turnon time for the switch. Measure this parameter under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM/NC/NO) signal when the switch is turning ON.								
t _{OFF}	Turnoff time for the switch. Measure this parameter under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM/NC/NO) signal when the switch is turning OFF.								
t _{BBM}	Break-before-make time. Measure this parameter under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.								
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This measure is in coulombs (C) and is the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_0$, C_L is the load capacitance and ΔV_0 is the change in analog output voltage.								
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF								
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NC to COM) is OFF								
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON								
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NC to COM) is ON								
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON								
C _{IN}	Capacitance of IN								
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This measure is in dB at a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state. OFF isolation, O_{ISO} = 20 LOG (V_{NC}/V_{COM}) dB, V_{COM} is the input and V_{NC} is the output.								
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This measure is at a specific frequency and in dB. Crosstalk, X_{TALK} = 20 log (V_{NC1}/V_{NO1}), V_{NO1} is the input and V_{NC1} is the output.								
BW	Bandwidth of the switch. This is the frequency where the gain of an ON channel is -3 dB below the dc gain. Gain is measured from the equation, 20 log (V_{NC}/V_{COM}) dB, where V_{NC} is the output and V_{COM} is the input.								
I+	Static power-supply current with the control (IN) pin at V+ or GND								
Δl ₊	This is the increase in I ₊ for each control (IN) input that is at the specified voltage, rather than at V ₊ or GND.								



8 Parameter Measurement Information










Figure 8-2. ON- and OFF-State Leakage Current (I_{COM(ON)}, I_{NC(OFF)}, I_{NO(OFF)}, I_{NC(ON)}, I_{NO(ON)})










Figure 8-4. Turn-On Time (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 8-5. Break-Before-Make Time (t_{BBM})





Figure 8-6. Frequency Response (BW)







Ŧ

VIN = VIH or VIL






Figure 8-10. Total Harmonic Distortion (THD)



9 Function and Summary of Characteristics

Input In	NC to COM COM to NC	NO to COM COM to NO			
L	ON	OFF			
Н	OFF	ON			

Configuration	2:1 Multiplexer and Demultiplexer (2 × SPDT)
Number of channels	2
r _{on}	15 Ω
Δr _{on}	0.15 Ω
r _{on(flat)}	4 Ω
t _{ON}	8.7 ns
t _{OFF}	6.8 ns
t _{BBM}	0.5 ns
Charge injection	7 pC
Bandwidth	220 MHz
OFF isolation	–65 dB at 10 MHz
Crosstalk	–66 dB at 10 MHz
Total harmonic distortion	0.01%
I _{COM(off)} /I _{NC(OFF)}	±1 μA
Package option	10-pin DGS

Table 9-1. Summary of Characteristics



10 Detailed Description

10.1 Overview

The TS5A23157-Q1 is a 2 channel 2:1 switch (SPDT). It has a wide operating supply of 1.8 V to 5.5 V that allows for use in a wide array of applications from sample and hold circuits to communication protocol switching such as I2C or UART. The device supports bidirectional analog and digital signals on the source (NCx and NOx) and drain (COMx) pins.

10.2 Functional Block Diagram




Figure 10-1. TS5A23157-Q1 Functional Block Diagram

10.3 Feature Description

Bidirectional Operation

The TS5A23157-Q1 conducts equally well from source (NCx and NOx) to drain (COMx) or from drain (COMx) to source (NCx and NOx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

10.4 Device Functional Modes

The digital control pins (IN1 and IN2) are the logic pins that control their respective common connections (COM1 and COM2) with both the normally closed pathways (NC1 and NC2) and the normally open pathways (NO1 and NO2). When either or both digital control pins (IN1 and IN2) are pulled low their respecitive common (COM1 and COM2) and normally closed (NC1 and NC2) pins are connected. When either or both digital control pins (IN1 and IN2) are pulled low their respective common (COM1 and COM2) and IN2) are pulled high their respective common (COM1 and COM2) and normally open (NO1 and NO2) pins are connected.

The TS5A23157-Q1 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins (INx) should be tied to GND or VDD in order to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (NCx, NOx, and COMx) should be connected to GND.

$Copyright @ 2021 \ Texas \ Instruments \ Incorporated$



11 Application and Implementation


Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

11.1 Application Information

Common applications that require the features of the TS5A23157-Q1 include multiplexing various protocols from a processor MCU such as I2C, UART, or standard GPIO signals. With the TS5A23157-Q1's wide operating supply range different variations of signal levels with GPIO, UART, and I2C can all be passed and the supply voltage can vary with the needs of the system designer. A typical UART application is shown in the Typical Application Section.

11.2 Typical Application





11.3 Design Requirements

For the typical application shown above - please use the following parameters shown below.

Table 11-1. Design Parameters							
PARAMETER	VALUE						
Supply Voltage	3.3 V						
Input / Output Voltage	0 V – 3.3 V						
Logic Input High	2.31 V – 3.3 V						
Logic Input Low	0 V – 0.99 V						



11.4 Detailed Design Procedure

The TS5A23157-Q1 can be operated without any external components except for the supply decoupling capacitors. To ensure known logic states at start up - use pull-down resistors, between 10 K Ω and 100 K Ω , on each control input (INx). All inputs signals passing through the switch must fall within the recommend operating conditions of the TS5A23157-Q1 including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. Due to the voltage range and bandwidth of the switch, it can support many applications such as I2C, UART, and GPIO switching.

11.5 Application Performance Plots

Three important parameters when using the TS5A23157-Q1 in any communication protocol / GPIO switching application are the bandwidth of the switch as well as off isolation and cross talk. The below figure shows the typical bandwidth, off isolation, and cross talk versus frequency. When implementing this use case of the switch it is crucial to understand the AC error that other signals may create when using this device.




Figure 11-2. AC Parmeters for TS5A23157-Q1 (V+ = 3V)

12 Power Supply Recommendations

The TS5A23157-Q1 operates across a wide supply range of 1.8 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Power-supply bypassing improves noise margin and prevents switching noise propagation from the VDD supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from VDD to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



13 Layout

13.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. The figure below shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





Figure 13-1. Trace Guidelines for TS5A23157-Q1

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies. Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals. Avoid stubs on the high-speed signals traces because they cause signal reflections. Route all high-speed signal traces over continuous GND planes, with no interruptions. Avoid crossing over anti-etch, commonly found with plane splits. When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown below.







13.2 Layout Example

- Decouple the VDD pin with a 0.1 µF capacitor, placed as close to the pin as possible.
- Make sure that the capacitor voltage rating is sufficient for the VDD supply.
- High-speed switches require proper layout and design procedures for optimum performance.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Legend									
	Top Layer to GND Plane Via								
0	Top Layer to Power Plane Via								
٢	Bottom Layer to GND Plane Via								
(0)	Bottom Layer to Power Plane Via								
	Top Layer Pad Trace								
	Bottom Layer Pad Trace								

			-
IN1		COM1	
NO1		NC1	
GND	TS5A23157-Q1	V+	0000 c
NO2		NC2	
IN2		COM2	

Figure 13-3. Layout Example of TS5A23157-Q1



14 Device and Documentation Support

14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

14.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

14.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

15.1 Ordering Information

T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 105°C	VSSOP 10 – (DGS)	Tape and reel	TS5A23157TDGSRQ1	JBR
–40°C to 125°C	VSSOP 10 – (DGS)	Tape and reel	TS5A23157QDGSRQ1	SJC



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A23157QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	SJC	Samples
TS5A23157TDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	JBR	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TS5A23157-Q1 :

• Catalog : TS5A23157

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23157QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23157TDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Apr-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23157QDGSRQ1	VSSOP	DGS	10	2500	346.0	346.0	29.0
TS5A23157TDGSRQ1	VSSOP	DGS	10	2500	346.0	346.0	29.0


DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.




DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated