

### Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

### **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 32-Mbit (2M × 16/4M × 8) Static RAM

#### **Features**

- Thin small outline package I (TSOP I) configurable as 2M × 16 or as 4M × 8 static RAM (SRAM)
- High-speed up to 55 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
  - Typical standby current: 3 μA
- Ultra low active power
  - □ Typical active current: 4.5 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  Features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball TSOP I package


### **Functional Description**

The CY62177ESL is a high performance CMOS static RAM organized as 2M words by 16 bits and 4M words by 8 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life<sup>TM</sup> (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\overline{\text{CE}}_2$  LOW or both BHE and BLE are HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state when: deselected ( $\overline{\text{CE}}_1$ HIGH or  $\overline{\text{CE}}_2$  LOW), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  HIGH and  $\overline{\text{WE}}$  LOW).

To write to the device, take Chip Enables  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$ ) and Write Enable  $(\overline{WE})$  input LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0 \text{ through } I/O_7)$ , is written into the location specified on the address pins  $(A_0 \text{ through } A_{20})$ . If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8 \text{ through } I/O_{15})$  is written to the location specified on the address pins  $(A_0 \text{ through } A_{20})$ . To read from the device, take Chip Enables  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$  and Output Enable  $(\overline{OE})$  LOW while forcing the Write Enable  $(\overline{WE})$  HIGH. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from the memory location specified by the address pins appear on  $I/O_0 \text{ to } I/O_7$ . If Byte High Enable  $(\overline{BHE})$  is LOW, then data from memory appears on  $I/O_8 \text{ to } I/O_{15}$ . See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

### Logic Block Diagram





### Contents


Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	
Cypress Developer Community	16
Technical Support	16



### **Pin Configuration**

Figure 1. 48-pin TSOP I pinout (Front View) [1, 2]



### **Product Portfolio**

			Power Dissipation					
Product	V <sub>CC</sub> Range (V) <sup>[3]</sup>	Speed (ns)	Operating I <sub>CC</sub> (mA)  f = 1 MHz f = f <sub>Max</sub>		Standby	Iona (IIA)		
		( - /			: Max	Standby I <sub>SB2</sub> (µA)		
			Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max
CY62177ESL	2.2 V to 3.6 V and 4.5 V to 5.5 V	55	4.5	5.5	35	45	3	25

<sup>1.</sup> NC pins are not connected on the die.
2. The BYTE pin in the 48-pin TSOP-I package has to be tied to V<sub>CC</sub> to use the device as a 2M × 16 SRAM. The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 4M × 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.
3. Datasheet Specifications are not guaranteed in the range of 3.6 V to 4.5 V.

The state of the state o

<sup>4.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Ambient temperature Supply voltage to ground potential ......-0.3 V to V<sub>CC(max)</sub> + 0.3 V DC voltage applied to outputs in high Z state  $^{[5,\;6]}$  ......–0.3 V to V  $_{CC(max)}$  + 0.3 V DC input voltage <sup>[5, 6]</sup> ......-0.3 V to V<sub>CC(max)</sub> + 0.3 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(per MIL-STD-883, method 3015)	≥ 2001 V
Latch-up current	≥ 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>v</b> cc <sup>[7]</sup>
CY62177ESL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V and 4.5 V to 5.5 V

#### **Electrical Characteristics**

Over the operating range

D	Donasistica.	To a 4 O a 11 a	1141		Unit		
Parameter	Description	lest Cond	Test Conditions			Max	
V <sub>OH</sub>	Output HIGH voltage	$2.2 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}$	$I_{OH} = -0.1 \text{ mA}$	2.0	_	-	V
		$2.7~V \le V_{CC} \le 3.6~V$	$I_{OH} = -1.0 \text{ mA}$	2.4	_	-	V
		$4.5~V \le V_{CC} \le 5.5~V$	$I_{OH} = -1.0 \text{ mA}$	2.4	_	_	V
V <sub>OL</sub>	Output LOW voltage	$2.2 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}$	I <sub>OL</sub> = 0.1 mA	_	_	0.4	V
		$2.7~V \le V_{CC} \le 3.6~V$	I <sub>OL</sub> = 2.1 mA	-	_	0.4	V
		$4.5~V \le V_{CC} \le 5.5~V$	I <sub>OL</sub> = 2.1 mA	-	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$2.2 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}$	,	1.8	_	V <sub>CC</sub> + 0.3 V	V
		$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$	′	2.2	_	V <sub>CC</sub> + 0.3 V	V
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	′	2.2	_	V <sub>CC</sub> + 0.3 V	V
$V_{IL}$	Input LOW voltage	$2.2 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}$	′	-0.3	_	0.6	V
		$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$	′	-0.3	_	0.7 <sup>[9]</sup>	V
		$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$	′	-0.3	_	0.7 <sup>[9]</sup>	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		<b>–1</b>	_	+1	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , C	Output disabled	<b>–1</b>	_	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{Max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	35	45	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	4.5	5.5	mA
I <sub>SB2</sub> <sup>[10]</sup>	Automatic power-down current — CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V c}$	or CE <sub>2</sub> ≤ 0.2 V or	_	3	25	μА
	Owice inputs	$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$					
		$\begin{aligned} &V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V,} \\ &f = 0, \ V_{CC} = 3.6 \text{ V} \end{aligned}$					

- 5. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  6. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
- VIH(max) = V<sub>CC</sub> · 0.70 or both desired and of the season that 20 hs.

  Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.

  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C

  Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.7 V.
- 10. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs can be left floating.



### Capacitance

Parameter [11]	to the second second	Max	Unit	
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	15	pF
C <sub>OUT</sub>	Output capacitance		15	pF

### **Thermal Resistance**

Parameter [11]	Description	Test Conditions	TSOP I	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	55.91	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		9.39	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms




Table 1. AC Test Loads

Parameter	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

#### Note

<sup>11.</sup> Tested initially and after any design or process changes that may effect these parameters.




### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	Min	<b>Typ</b> [12]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	-	_	V
I <sub>CCDR</sub> [13]	Data retention current	V <sub>CC</sub> = 1.5 V,	_	_	17	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V}$				
		or				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time	_	0	_	_	ns
t <sub>R</sub> <sup>[15]</sup>	Operation recovery time	-	55	_	_	ns

#### **Data Retention Waveform**





<sup>12.</sup> Typical values <u>are included only for reference and are not guaranteed</u> or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

13. Chip enables (CE1 and CE2), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs can be left floating.

14. Tested initially and after any design or process changes that may affect these parameters.

15. <u>Full device</u> operation requires <u>linear V<sub>CC</sub> ramp</u> from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

16. BHE.BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



### **Switching Characteristics**

Over the operating range

Parameter [17, 18]	Description	55	ns	11
Parameter [117, 13]	Description	Min	Max	Unit
Read Cycle				
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	6	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[19]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[19, 20]</sup>	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to low Z <sup>[19]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to high Z <sup>[19, 20]</sup>	-	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down	-	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [19]	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [19, 20]	_	18	ns
Write Cycle <sup>[21]</sup>				
t <sub>WC</sub>	Write cycle time	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	40	_	ns
t <sub>AW</sub>	Address setup to write end	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	40	_	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[19, 20]</sup>	_	20	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[19]</sup>	10	_	ns

<sup>Notes
17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
18. Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 5.
19. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZEE</sub>, t<sub>HZDE</sub> is less than t<sub>LZEE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
20. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
21. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.</sup> 



### **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled)  $^{[22,\,23]}$ 





Figure 5. Read Cycle No. 2 (OE Controlled) [23, 24]



<sup>22.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ .

<sup>23.</sup> WE is HIGH for read cycle.

<sup>24.</sup> Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.



### Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) [25, 26, 27]





Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [25, 26, 27]



- 25. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 26. Data I/O is high impedance if  $\overline{OE}$  = V<sub>IH</sub>.

  27. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  = V<sub>IH</sub>, the output remains in a high impedance state.
- 28. During this period the I/Os are in output state and input signals should not be applied.



### Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [29]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [29]



<sup>29.</sup> If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  =  $V_{IH}$ , the output remains in a high impedance state. 30. During this period the I/Os are in output state and input signals should not be applied.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs Outputs	Mode	Power
Н	X <sup>[31]</sup>	Х	Х	X <sup>[31]</sup>	X <sup>[31]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[31]</sup>	L	Х	Х	X <sup>[31]</sup>	X <sup>[31]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[31]</sup>	X <sup>[31]</sup>	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Η	Η	L	L	Ш	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (I/O <sub>8</sub> –I/O <sub>15</sub> ); Data in (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )

Note
31. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




### **Ordering Information**

Table 2 lists the CY62177ESL MoBL<sup>®</sup> key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a>.

Table 2. Key Features and Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62177ESL-55ZXI	51-85183	48-pin TSOP-I (12 × 18.4 × 1 mm) Pb-free	Industrial


#### **Ordering Code Definitions**





### **Package Diagrams**

Figure 10. 48-pin TSOP I (12 × 18.4 × 1 mm) Z48A Package Outline, 51-85183



SYMBOL	DIMENSIONS		
STIMBUL	MIN.	NOM.	MAX.
Α	_	_	1.20
A1	0.05	_	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	_	0.16
С	0.10		0.21
D	20.00 BASIC		
D1	18.40 BASIC		
Е	12.00 BASIC		
е	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	_	8
R	0.08	_	0.20
N		48	

#### NOTES:

DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

Ó. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F



### **Acronyms**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	3077028	RAME	11/02/2010	New data sheet.	
*A	3103863	RAME	12/07/2010	Updated Ordering Information: No change in part numbers. The MPN CY62177ESL-55ZXI is moved to production.	
*B	3433813	TAVA	11/16/2011	Updated Functional Description: Removed Note "For best practice recommendations, refer to the Cypress application note System Design Guidelines." and its reference. Updated Pin Configuration: Updated Figure 1 (Changed pin 13 from NC to DNU). Completing Sunset Review.	
*C	4101093	VINI	08/21/2013	Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column. Updated to new template.	
*D	4573215	VINI	11/18/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end Completing Sunset Review.	
*E	5016184	NILE	11/17/2015	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Changed value of $\Theta_{JA}$ parameter corresponding to TSOP I package from 44.66 °C/W to 55.91 °C/W. Changed value of $\Theta_{JC}$ parameter corresponding to TSOP I package from 12.12 °C/W to 9.39 °C/W. Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.	
*F	6383009	NILE	11/13/2018	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.	



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2010–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-64709 Rev. \*F