

2.7MHz 3A Step-Down Converter with I²C Interface

General Description

The RT8088A is a full featured 5.5V, 3A, Constant-On-Time (COT) synchronous step-down converter with two integrated MOSFETs. The current mode COT operation with internal compensation allows the transient response to be optimized over a wide range of loads and output capacitors to efficiently reduce external component count. The RT8088A provides up to 2.7MHz switching frequency to minimize the size of output inductor and capacitors. The output voltage is programmed through an I²C interface capable of operating up to 400kHz.

The RT8088A is available in the WL-CSP-15B 1.31x2.11 (BSC) package.

Ordering Information

RT8088A □

Package Type

WSC: WL-CSP-15B 1.31x2.11 (BSC)

Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information



1J : Product Code W : Date Code


Features

- 2.5V to 5.5V Input Voltage Range
- Current Mode COT Control Loop Design
- Fast Transient Response
- ullet Internal $48m\Omega$ and $22m\Omega$ Synchronous Rectifier
- I²C compatible interface up to 400kHz
- Highly Accurate V_{OUT} Regulation Over Load/Line Range
- Robust Loop Stability with Low-ESR Cout
- RoHS Compliant and Halogen Free

Applications


- Distributed Power Systems
- Enterprise Servers, Ethernet Switches & Routers, and Global Storage Equipment
- Telecom & Industrial Equipment

Pin Configurations



WL-CSP-15B 1.31x2.11 (BSC)

Simplified Application Circuit



Copyright @2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


DS8088A-01 August 2017 www.richtek.com



Functional Pin Description

Pin No.	Pin Name	Pin Function
A1, B1, C1	PVIN	Input Supply Voltage, 2.5V to 5.5V.
A2, B2	LX	Switch Node. The Source of the internal high-side power MOSFET, and Drain of the internal low-side (synchronous) rectifier MOSFET.
A3, B3, C2, C3	PGND	Power Ground.
D1	AVIN	Analog Circuit Input Supply Voltage.
D2	EN	Enable Control Input. Pull high to enable.
D3	SDA	I ² C Data Signal.
E1	AGND	Analog Ground Should be Electrically Connected to GND Close to the Device.
E2	SCL	I ² C Clock Signal.
E3	FB	Feedback Voltage Input.

Function Block Diagram





Operation

The RT8088A is a low voltage synchronous step-down converter that can support the input voltage range from 2.5V to 5.5V and the output current can be up to 3A. The RT8088A uses a constant on-time, current mode architecture. In steady-state operation, the high-side P-MOSFET is turned on when the current feedback reaches COMP level which is the amplified difference between the reference voltage and the feedback voltage. The on-time of high-side P-MOSFET is determined by on-time generator which is a function of input and output voltage. After on-time expires, high-side MOSFET is turned off and low-side MOSFET is turned on. Until the low-side current sensing signal reaches the COMP, the high-side MOSFET is turned on again. In this manner, the converter regulates the output voltage and keeps the frequency constant.

The RT8088A reduces the external component count by integrating the boot recharge MOSFET.

The error amplifier EA adjusts COMP voltage by comparing the output voltage with the internal I²C set reference voltage. When the load increases, it causes a drop in the output relative to the reference, then the COMP voltage rises to allow higher inductor current to match the load current.

PWM Frequency and Adaptive On-Time Control

The on-time can be roughly estimated by the equation:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}$$
 where f_{SW} is nominal 3MHz

Auto-Zero Current Detector

The auto-zero current detector circuit senses the LX waveform to adjust the zero current threshold voltage. When the current of low-side MOSFET decreases to the zero current threshold, the low-side MOSFET turns off to prevent negative inductor current. In this way, the zero current threshold can adjust for different condition to get better efficiency.

Under-Voltage Lockout (UVLO)

The UVLO continuously monitors the VCC voltage to make sure the device works properly. When the VCC is high enough to reach the UVLO high threshold voltage, the step-down converter softly starts or pre-bias to its regulated output voltage. When the VCC decreases to its UVLO low threshold voltage, the device will shut down.

Power Good

When the output voltage is higher than PGOOD rising threshold, the PGOOD flag is high.

Output Under-Voltage Protection (UVP)

When the output voltage is lower than 0.4V after soft-start, the UVP is triggered. The system will be latched and the output voltage will no longer be regulated during UVP latched state. Re-start input voltage or EN pin can unlatch the protection state. Using I²C to shutdown the system and then re-enable it will also unlatch UVP function.

Over-Current Protection (OCP)

The RT8088A senses the current signal when the lowside MOSFET turns on. As a result, The OCP is cycleby-cycle limit. If the OCP occurs, the converter holds off the next on pulse until inductor current drops below the OCP limit.

Soft-Start

An internal current source charges an internal capacitor to build the soft-start ramp voltage. The typical soft start time is $150\mu s$.

Over-Temperature Protection (OTP)

The RT8088A has an over-temperature protection. When the device triggers the OTP, the system will be latched and the output voltage will no longer be regulated during OTP latched state. Re-start input voltage or EN pin can unlatch the protection state. Using I²C to shutdown the system and then re-enable it will also unlatch UVP function.



Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	-0.3V to 6.5V
• Other Pins	$-0.3V$ to $(V_{IN} + 0.3V)$
• Power Dissipation, P _D @ T _A = 25°C	
WL-CSP-15B 1.31x2.11 (BSC)	2W

- Package Thermal Resistance (Note 2)
- Lead Temperature (Soldering, 10 sec.) ------ 260°C
- ESD Susceptibility (Note 3)
 HBM (Human Body Model) ------ 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage, VIN ----- 2.5V to 5.5V
- Junction Temperature Range ----- --- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

 $(V_{IN} = 3.7V, T_A = 25^{\circ}C, unless otherwise specified)$

Parame	eter	Symbol	Test Conditions	Min	Тур	Max	Unit
Under-Voltage Lo Threshold	ockout	V _{UVLO}	V _{CC} Rising		2.35		٧
Shutdown Supply Current		I _{SHDN}	EN = 0V		1	5	μА
Quiescent Currer	nt	IQ	Active, V _{SENSE} = 0.9V, No Switching		75	100	μΑ
Voltage Reference	ce	V _{REF}	At any set point, with a load from 0 to 3A and over input voltage range	-2		2	%
Soft-Start Time		t _{SS}				150	μS
Enable Input	Logic-High	V _{EN_H}	Rising	1.05			V
Voltage	Logic-Low	V _{EN_L}	Falling			0.4	V
Switch	High-Side	R _{ONH}			48		m()
On-Resistance	Low-Side	RONL			22		mΩ
Current Limit Thr	Current Limit Threshold		Valley Current, IPEAK [1:0] = 11		3.9		Α
Thermal Shutdov	vn Threshold	T _S			150		°C
Switching Freque	ency	fosc		-	2.7		MHz




Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Resolution	R _{ES}	Default V _{OUT} = 1.225V (Register 1100100)	7			Bits
DAC Step Size	V _{DAC}			6.25		mV
Minimum VOUT	V _{DACMIN}			600		mV
EN, SDA and SCL High	D _{HIGH}		1.05			V
EN, SDA and SCL Low	D _{LOW}				0.4	V
EN, SDA and SCL Current	DCURRENT				0.1	mA

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.





Typical Application Circuit








Typical Operating Characteristics

















Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


DS8088A-01 August 2017 www.richtek.com






















Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS8088A-01 August 2017 www.richtek.com



Application Information

The basic RT8088A application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by C_{IN} and C_{OUT} .

Inductor Selection

The inductor value and operating frequency determine the ripple current according to a specific input and output voltage. The ripple current, ΔI_L , increases with higher V_{IN} and decreases with higher inductance, as shown in equation below:

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f \times L} \right] \times \left[1 - \frac{V_{OUT}}{V_{IN}} \right]$$

where f is the operating frequency and L is the inductance. Having a lower ripple current reduces not only the ESR losses in the output capacitors, but also the output voltage ripple. Higher operating frequency combined with smaller ripple current is necessary to achieve high efficiency. Thus, a large inductor is required to attain this goal. The largest ripple current occurs at the highest V_{IN}. To guarantee that the ripple current stays below the specified $\Delta I_{L(MAX)}$, the inductor value should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L(MAX)}} \right] \times \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right]$$

The inductor's current rating (defined by a temperature rise from 25°C ambient to 40°C) should be greater than the maximum load current and its saturation current should be greater than the short-circuit peak current limit. Refer to Table 1 for the suggested inductor selection.

Table 1. Suggested Inductors for Typical **Application Circuit**

Component Supplier	Part Number	Dimensions (mm)
CYNTEC	PIFE20161B- R33MS-39	2.0 X 1.6 X 1.2

Input and Output Capacitor Selection

An input capacitor, CIN, is needed to filter out the trapezoidal current at the source of the high-side MOSFET. To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The RMS current is given by:

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} =$ I_{OUT(MAX)}/2. This simple worst-case condition is commonly used for design. Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. Ceramic capacitors have high ripple current, high voltage rating and low ESR, which makes them ideal for switching regulator applications. However, they can also have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can lead to significant ringing. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN}. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part. Thus, care must be taken to select a suitable input capacitor.

The selection of Cout is determined by the required ESR to minimize output voltage ripple. Moreover, the amount of bulk capacitance is also a key for C_{OUT} selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response. The output voltage ripple, ΔV_{OUT} , is determined by :

$$\Delta V_{OUT} \le \Delta I_L \left[ESR + \frac{1}{8 f_{OSC} C_{OUT}} \right]$$

www.richtek.com



where f_{OSC} is the switching frequency and ΔI_L is the inductor ripple current. The output voltage ripple will be the highest at the maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement. Ceramic capacitors have excellent low ESR characteristics, but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing. Nevertheless, high value, low cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications.

I²C Interface Function

RT8088A can be used by I²C interface up to 400kHz to select Vout voltage level, peak current limit level, thermal warning temperature level, PWM control mode, and so on. The register of each function can be found from the following register map and it also explains how to use these function.



I²C Interface

The RT8088A I^2 C slave address = 7'b0011100.

I²C Register Map

Register Name	Regi	ster Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)	
		Meaning	SEN_ TSD	SEN_ TWARN	SEN_ TPREW		RE	SV		SEN_PG	
MONITOR	0x01	Default	0	0	0	0	0	0	0	0	
		Read/Write	R	R	R	R	R	R	R	R	
S	SEN_TSD			: Junction temperature below thermal shutdown (150°C) limit : Junction temperature above thermal shutdown (150°C) limit							
SE	N_TW	/ARN			ture below ture above						
SE	N_TP	REW			ture below ture above						
	RES	V	Reserved bits								
	SEN_	PG			age below age within		ınge				

Register Name	Register Address		b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
	Meaning					PRODU	JCT_ID			
PRODUCT _ID	0x03	Default	0	0	0	1	0	1	0	1
	Read/Write		R	R	R	R	R	R	R	R
PR	PRODUCT_ID			T_ID						

Register Name	Register Address		b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
		Meaning				REVISI	ON_ID			
REVISION (0x04	Default	0	0	0	0	0	0	0	1
	Read/Write		R	R	R	R	R	R	R	R
RE	REVISION_ID		REVISION	N_ID						

Register Name	Register Address		b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
	Meaning					FEATU	IRE_ID			
FEATURE O	0x05	Default	0	0	0	0	0	0	0	0
5	_ID Read/Write		R	R	R	R	R	R	R	R
FE	FEATURE_ID		FEATURE	_ID						



Register Name		Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
		Meaning	EN			V	OLT_SEL			
PROG	0x11	Default	1	1	1	0	0	1	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	EN) : Disabled : Enabled						
VO	LT_SI	EL	 SEL [6:0] SEL [6:0]	= 1111111 = 1100100 = 0000000	: V _{OUT} = 139): V _{OUT} = 1.2): V _{OUT} = 0.6 DC, V _{OUT} = 6	225V (defa	,	SEL		

Register Name			b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
		Meaning		RESV		DISCHG		RE	SV	
DISCHARGE	0x12	Default	0	0	0	0	0	0	0	0
		Read/Write	R	R	R	R/W	R	R	R	R
F	RESV		Reserved bits							
DISCHG		0 : discharge path disabled 1 : discharge path enabled								
RESV			Reserved	bits						

Register Name		legister Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)	
		Meaning	PWM	RESV	DVSMODE			RESV			
COMMAND	COMMAND 0x14 Default		0	0	0	0	0	0	0	0	
	Read/Write		R/W	R	R/W	R	R	R	R	R	
F	PWM		0 : Auto 1 : Forced	PWM							
F	RESV		Reserved bits								
DVS	DVSMODE			0 : Auto DVS transition mode 1 : Forced PWM DVS transition							
F	RESV			Reserved bits							

Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



		legister .ddress	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
LIMCONF	0x16	Meaning	IPEK <1:0>		TPWTH <1:0>		RESV			
		Default	1	1	1	0	0	0	1	1
		Read/Write	R/W	R/W	R/W	R/W	R	R	R	R
			00 : 2.9A 01 : 2.9A 10 : 3.4A 11 : 3.9A							
TPWTH <1:0>			00 : 83°C 01 : 94°C 10 : 105°C 11 : 116°C							
RESV			Reserved bits							

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WL-CSP-15B 1.31x2.11 (BSC) package, the thermal resistance, θ_{JA} , is 49.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (49.8^{\circ}C/W) = 2W \text{ for } WL\text{-CSP-15B } 1.31x2.11 \text{ (BSC) package}$

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 1. Derating Curve of Maximum Power Dissipation



Outline Dimension



Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
Syllibol	Min.	Max.	Min.	Max.		
Α	0.500	0.600	0.020	0.024		
A1	0.170	0.230	0.007	0.009		
b	0.240	0.300	0.009	0.012		
D	2.060	2.160	0.081	0.085		
D1	1.6	600	0.063			
E	1.260	1.360	0.050	0.054		
E1	0.8	300	0.031			
е	0.4	100	0.016			

15B WL-CSP 1.31x2.11 Package (BSC)

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.