

CMOS Static RAM 1 Meg (128K x 8-Bit)

IDT71024S

Features

- ◆ 128K x 8 advanced high-speed CMOS static RAM
- ◆ Commercial (0°C to +70°C), Industrial (-40°C to +85°C)
- Equal access and cycle times
 - Commercial and Industrial: 12/15/20ns
- Two Chip Selects plus one Output Enable pin
- Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in 300 and 400 mil Plastic SOJ.


Description

The IDT71024 is a 1,048,576-bit high-speed static RAM organized as $128 \text{K} \times 8$. It is fabricated using high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71024 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71024 are TTL-compatible, and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.


The IDT71024 is packaged in 32-pin 300 mil Plastic SOJ and 32-pin 400 mil Plastic SOJ.

Functional Block Diagram



FEBRUARY 2013

Pin Configuration



SOJ Top View

2964 drw 02

Truth Table (1,3)

					I
Inputs					
WE	CS ₁	CS2	ŌĒ	I/O	Function
Х	Н	Х	Х	High-Z	Deselected - Standby (ISB)
Х	VHC ⁽²⁾	Х	Х	High-Z	Deselected - Standby (ISB1)
Х	Х	L	Х	High-Z	Deselected - Standby (ISB)
Х	Х	VLC ⁽²⁾	Х	High-Z	Deselected - Standby (ISB1)
Н	L	Η	Н	High-Z	Outputs Disabled
Н	L	Н	L	DATAout	Read Data
L	L	Н	Х	DATAIN	Write Data

NOTES:

- 1. $H = V_{IH}, L = V_{IL}, X = Don't care.$
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs ≥VHC or ≤VLC.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 0.5V
Industrial	–40°C to +85°C	0V	5.0V ± 0.5V

2964 tbl 05

2964 tbl 01

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.25	W
Іоит	DC Output Current	50	mA

NOTES:

2964 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Ci/o	I/O Capacitance	Vout = 3dV	8	pF

2964 tbl 03

NOTE:

 $1. \ \ This parameter is guaranteed by device characterization, but is not production tested.$

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2		Vcc+0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)

			IDT7	1024	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μА
lLO	Output Leakage Current	$Vcc = Max., \overline{CS}_1 = ViH, VouT = GND to Vcc$	1	5	μА
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.	-	0.4	٧
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	٧

2964 tbl 06

DC Electrical Characteristics(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

		71024S12		71024S15		71024S20		
Symbol	Parameters	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Unit
Icc	Dynamic Operating Current, $ CS_2 \geq V_{IH} \text{ and } \overline{CS}_1 \leq V_{IL}, \text{ Outputs Open,} $ $VCC = Max., \ f = f_{MAX}^{(2)} $	160	160	155	155	140	140	mA
ISB	$\label{eq:continuous} $	40	40	40	40	40	40	mA
lsB1	Full Standby Power Supply Current (CMOS Level), $\overline{\text{CS}}_1 \geq \text{VHc or}$ CS2 \leq VLc, Outputs Open, Vcc = Max., f = $0^{(2)}$, VIN \leq VLc or VIN \geq VHC	10	10	10	10	10	10	mA

NOTES

- 1. All values are maximum guaranteed values.
- 2. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2964 tbl 08






Figure 1. AC Test Load



2964 drw03a

2964 tbl 07



 $^{\star}\mbox{Including jig}$ and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tclz, tohz, tow, and twhz)

AC Electrical Characteristics


(VCC = $5.0V \pm 10\%$, Commercial and Industrial Temperature Ranges)

		7102	24S12	71024S15		71024S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
trc	Read Cycle Time	12	_	15	_	20	_	ns
taa	Address Access Time	_	12	_	15	_	20	ns
tacs	Chip Select Access Time	_	12	_	15	_	20	ns
toLz ⁽¹⁾	Chip Select to Output in Low-Z	3	_	3	_	3	_	ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
toe	Output Enable to Output Valid	_	6	_	7	_	8	ns
tolz(1)	Output Enable to Output in Low-Z	0	_	0	_	0	_	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	_	0	_	0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	_	12	_	15	_	20	ns
Write Cycle								
twc	Write Cycle Time	12	_	15	_	20	_	ns
taw	Address Valid to End-of-Write	10	_	12	_	15	_	ns
tcw	Chip Select to End-of-Write	10	_	12	_	15	_	ns
tas	Address Set-Up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	8	_	12	_	15	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	7		8	_	9	_	ns
tон	Data Hold Time	0	_	0	_	0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	3	_	3	_	4	_	ns
twnz ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns


NOTE: 2964 tbl 09

 $^{1. \}quad \text{This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.} \\$

Timing Waveform of Read Cycle No. 1(1)




Timing Waveform of Read Cycle No. 2(1,2,4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, \overline{CS}_1 is LOW, CS2 is HIGH.
- 3. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}_1$ transition LOW and CS2 transition HIGH; otherwise tAA is the limiting parameter.
- 4. \overline{OE} is LOW.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 ($\overline{\mathbf{WE}}$ Controlled Timing) $^{(1,4,6)}$




Timing Waveform of Write Cycle No. 2 (CS₁ AND CS₂ Controlled Timing)^(1,4)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS}_1 , HIGH CS2, and a LOW \overline{WE} .
- 2. twn is measured from the earlier of either $\overline{\text{CS}}_1$ or $\overline{\text{WE}}$ going HIGH or CS2 going LOW to the end of the write cycle.
- $3. \quad \mathsf{Durin} \underline{\mathsf{g}} \, \mathsf{th} \mathsf{is} \, \mathsf{period}, \mathsf{I/O} \, \mathsf{pins} \, \mathsf{are} \, \mathsf{in} \, \mathsf{the} \, \mathsf{output} \, \mathsf{state}, \mathsf{and} \, \mathsf{input} \, \mathsf{signals} \, \mathsf{must} \, \mathsf{not} \, \mathsf{be} \, \mathsf{applied}.$
- 4. If the \overline{CS}_1 LOW transition or the CS2 HIGH transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high impedance state. \overline{CS}_1 and CS2 must both be active during the tow write period.
- 5. <u>Transition is measured ±200mV from steady state</u>.
- 6. \overline{OE} is continuously HIGH. During a \overline{WE} controlled write cycle with \overline{OE} LOW, twp must be greater than or equal to twHz + tbW to allow the I/O drivers to turn off and data to be placed on the bus for the required tbW. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.

Ordering Information



2964 drw 09

Datasheet Document History

9/30/99		Updated to newformat
	Pg. 1, 3, 4, 7	Added 12ns industrial speed grade offering
	Pg. 1-4, 7	Removed military temperature offerings
		Removed 17ns and 25ns speed grades
	Pg. 3	Revised ICC and ISB1 for 15ns and 20ns industrial speed grades
	Pg. 6	Removed Note 1, reordered notes and footnotes
	Pg. 8	Added Datasheet Document History
1/6/2000	Pg. 4	Changed twp(min) for 12ns speed grade from 10ns to 8ns.
2/18/00	Pg. 3	Revised Icc and ISB for Industrial Temperature offerings to meet commercial specifications
3/14/00	Pg. 3	Revised ISB to accommodate speed functionality
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
01/30/04	Pg. 7	Added "Restricted hazardous substance device" to the ordering information.
05/22/06	Pg.3	Added drawing Output Capacitive Derating drawing.
02/13/07	Pg.7	Added M generation die step to data sheet ordering information.
08/13/09	Pg.2	Corrected note reference.
02/05/13	Pg.1	Removed /MS from datasheet header. Removed IDT's reference to fabrication.
	Pg.7	$Updated\ ordering\ information\ by\ adding\ Tape\ and\ Reel,\ updated\ Restricted\ Hazardous\ Substance$
		Device wording to Green and removed the Die Stepping Revision, the "M" designator.



for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: sramhelp@idt.com 408-284-4532