

General Description

The MAX5037A dual-phase, PWM controller provides high-output-current capability in a compact package with a minimum number of external components. The MAX5037A utilizes a dual-phase, average-current-mode control that enables optimal use of low RDS(ON) MOSFETs, eliminating the need for external heatsinks even when delivering high output currents.

Differential sensing enables accurate control of the output voltage, while adaptive voltage positioning provides optimum transient response. An internal regulator enables operation with either +5V or +12V input voltage without the need for additional voltage sources. The high switching frequency, up to 500kHz per phase, and dual-phase operation allow the use of low output inductor values and input capacitor values. This accommodates the use of PC board-embedded planar magnetics achieving superior reliability, current sharing, thermal management, compact size, and low system cost.

The MAX5037A also features a clock input (CLKIN) for synchronization to an external clock, and a clock output (CLKOUT) with programmable phase delay (relative to CLKIN) for paralleling multiple phases. The MAX5037A also limits the reverse current in case the bus voltage becomes higher than the regulated output voltage.

The MAX5037A operates over the extended temperature range (-40°C to +85°C) and is available in 44-pin MQFP or thin QFN packages. Refer to the MAX5038A/ MAX5041A and MAX5065/MAX5067 data sheets for either a fixed output voltage controller or an adjustable output voltage controller in an SSOP or thin QFN package.

Applications

Servers and Workstations

Point-of-Load High-Current/High-Density Telecom DC-DC Regulators

Networking Systems

Large-Memory Arrays

RAID Systems

High-End Desktop Computers

Features

- ♦ +4.75V to +5.5V or +8V to +28V Input Voltage Range
- ♦ Up to 60A Output Current
- ♦ Internal Voltage Regulator for a +12V or +24V **Power Bus**
- ♦ Internal 5-Bit DAC VID Control (VRM 9.0/VRM 9.1 Compliant, 0.8% Accuracy)
- **♦ Programmable Adaptive Output Voltage Positioning**
- **♦ True Differential Remote Output Sensing**
- ♦ Out-of-Phase Controllers Reduce Input Capacitance Requirement and Distribute Power Dissipation
- **♦** Average-Current-Mode Control
 - **Superior Current Sharing Between Individual Phases and Paralleled Modules**
 - Accurate Current Limit Eliminates MOSFET and Inductor Derating
- **♦ Limits Reverse-Current Sinking in Paralleled Modules**
- ♦ Integrated High-Output-Current Gate Drivers
- ♦ Selectable Fixed Frequency 250kHz or 500kHz per Phase (Up to 1MHz for Two Phases)
- ♦ External Frequency Synchronization from 125kHz to 600kHz
- ♦ Internal PLL with Clock Output for Paralleling **Multiple DC-DC Converters**
- **♦ Power-Good Output**
- **♦ Phase Failure Detector**
- ♦ Overvoltage and Thermal Protection
- **♦ 44-Pin MQFP or Thin QFN Packages**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX5037AEMH	-40°C to +85°C	44 MQFP
MAX5037AETH	-40°C to +85°C	44 Thin QFN

Pin Configuration appears at end of data sheet.

ABSOLUTE MAXIMUM RATINGS

BST_ to SGND	0.3V to +30V 0.3V to +35V 0.3V to [(V _{BST} V _{LX} _) + 0.3V]	Continuous Power Dissipation (T _A = +70° 44-Pin MQFP (derate 12.7mW/°C above 44-Pin Thin QFN (derate 27.0mW/°C	,
DL_ to PGND	0.3V to (V _{DD} + 0.3V)	above +70°C)	2162.2mW
BST_ to LX	0.3V to +6V	Package Thermal Resistance, θ _{JC} (Thin C	QFN only)+2°C/W
V _{CC} to SGND	0.3V to +6V	Operating Temperature Range	40°C to +85°C
V _{DD} to PGND	0.3V to +6V	Maximum Junction Temperature	+150°C
SGND to PGND	0.3V to +0.3V	Storage Temperature Range	60°C to +150°C
All Other Pins to SGND	0.3V to (V _{CC} + 0.3V)	Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{DD} = +5V, \text{ circuit of Figure 1, T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical specifications are at T}_A = +25^{\circ}\text{C.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYSTEM SPECIFICATIONS	•					
			8		28	
Input Voltage Range	V _{IN}	Short IN and V _{CC} together for 5V input operation	4.75		5.5	V
Quiescent Supply Current	IQ	EN = V _{CC} or SGND, VID inputs unconnected		4	6	mA
Efficiency	η	I _{LOAD} = 52A (26A per phase)		90		%
STARTUP/INTERNAL REGULAT	OR					
V _{CC} Undervoltage Lockout	UVLO	V _{CC} rising	4.0	4.15	4.5	V
V _{CC} Undervoltage Lockout Hysteresis				200		mV
V _{CC} Output Accuracy		V _{IN} = 8V to 28V, I _{SOURCE} = 0 to 80mA	4.85	5.1	5.30	V
V _{OUT} /ADAPTIVE VOLTAGE POS	SITIONING (A	/P)	•			
		$R_{REG}=R_{F}=100k\Omega,R_{IN}=1k\Omega,$ no load, Figure 3	-0.8		+0.8	
Nominal Output Voltage Accuracy (VID Setting)		$V_{IN}=V_{CC}=4.75V$ to 5.5V, or $V_{IN}=8V$ to 28V, $R_{REG}=R_F=100k\Omega$, $R_{IN}=1k\Omega$, no load, Figure 3	-1		+1	%
Maximum REG Loading	IREG_MAX		50			μΑ
REG Accuracy (Voltage		$T_A = 0$ °C to +85°C	-3		+3	%
Positioning)	d (∆V _{OUT})	$T_A = -40$ °C to $+85$ °C	-5		+5	%
Maximum CNTR Loading	ICNTR_MAX		50			μΑ
Center Voltage Set-Point	d (4)/0, (TD)	$T_A = 0$ °C to +85°C	-3		+3	%
Accuracy (Note 2)	d (ΔV _{CNTR})	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-5		+5	76
MOSFET DRIVERS						
Output Driver Impedance	Ron	Low or high output		1	3	Ω
Output Driver Peak Source/Sink Current	I _{DH} _, I _{DL} _			4		А

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DD} = +5V, \text{ circuit of Figure 1, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical specifications are at $T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Nonoverlap Time	t _{NO}	C _{DH_/DL_} = 5nF		60		ns
OSCILLATOR AND PLL						
Cusitabina Francisco	f	CLKIN = SGND	238	250	262	Id Ia
Switching Frequency	tsw	CLKIN = V _C C	475	500	525	kHz
PLL Lock Range	fpLL		125		600	kHz
PLL Locking Time	tpLL			200		μs
		PHASE = V _{CC}	115	120	125	
CLKOUT Phase Shift (at f _{SW} = 125kHz)	 OCLKOUT	PHASE = unconnected	85	90	95	Degrees
(at 1544 - 125K112)		PHASE = SGND	55	60	65	
CLKIN Input Pulldown Current	ICLKIN		3	5	7	μΑ
CLKIN High Threshold	VCLKINH		2.4			V
CLKIN Low Threshold	VCLKINL				0.8	V
CLKIN High Pulse Width	tCLKIN		200			ns
PHASE High Threshold	VPHASEH		4			V
PHASE Low Threshold	VPHASEL				1	V
PHASE Input Bias Current	IPHASEBIAS		-50		+50	μΑ
CLKOUT Output Low Level	V _{CLKOUTL}	I _{SINK} = 2mA (Note 3)			100	mV
CLKOUT Output High Level	VCLKOUTH	ISOURCE = 2mA (Note 3)	4.5			V
CURRENT LIMIT						
Average Current-Limit Threshold	V _{CL}	CSP_ to CSN_	45	48	51	mV
Reverse Current-Limit Threshold	V _{CLR}	CSP_ to CSN_	-3.9		-0.2	mV
Cycle-by-Cycle Current Limit	VCLPK	CSP_ to CSN_ (Note 3)	90	112	130	mV
Cycle-by-Cycle Overload Response Time	t _R	V _{CSP} to V _{CSN} = +150mV		260		ns
CURRENT-SENSE AMPLIFIER	1		•			•
CSP_ to CSN_ Input Resistance	Rcs_			4		kΩ
Common-Mode Range	VCMR(CS)		-0.3		+3.6	V
Input Offset Voltage	Vos(cs)		-1		+1	mV
Amplifier Gain	Av(cs)			18		V/V
3dB Bandwidth	f _{3dB}			4		MHz
CURRENT-ERROR AMPLIFIER (TRANSCOND	UCTANCE AMPLIFIER)				•
Transconductance	gm _{ca}			550		μS
Open-Loop Gain	Avol(ce)	No load		50		dB
DIFFERENTIAL VOLTAGE AMPL	IFIER (DIFF)					•
Common-Mode Voltage Range	V _{CMR} (DIFF)		-0.3		+1.0	V
DIFF Output Voltage	V _{CM}	Vsense+ = Vsense- = 0		0.6		V
Input Offset Voltage	Vos(DIFF)		-2		+2	mV
Amplifier Gain	Av(DIFF)		0.997	1	1.003	V/V
3dB Bandwidth	f _{3dB}	C _{DIFF} = 20pF		3		MHz
Minimum Output Current Drive	lout(DIFF)		1.0			mA


ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = V_{DD} = +5V, \text{ circuit of Figure 1, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical specifications are at $T_A = +25^{\circ}\text{C.}$) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SENSE+ to SENSE- Input Resistance	R _{VS} _		50	100		kΩ
VOLTAGE-ERROR AMPLIFIER (E	EAOUT)					
Open-Loop Gain	Avol(ea)			70		dB
Unity-Gain Bandwidth	fugea			3		MHz
EAN Input Bias Current	I _{B(EA)}	CNTR and REG = open, V _{EAN} = 2.0V	-100		+100	nA
Error-Amplifier Output Clamping Voltage	VCLAMP(EA)	With respect to V _{CM}	810		918	mV
POWER-GOOD, PHASE FAILURE	E DETECTION	N, OVERVOLTAGE PROTECTION, AND THE	RMAL SH	UTDOW	1	
PGOOD Trip Level	Vov	PGOOD goes low when VOUT is outside of	+6	+8	+10	% Vo
PGOOD THE Level	V _U V	this window	-12.5	-10	-8.5	(VID)
PGOOD Output Low Level	Vpglo	I _{SINK} = 4mA			0.20	V
PGOOD Output Leakage Current	I _{PG}	PGOOD = V _{CC}			1	μΑ
Phase Failure Trip Threshold	V _{PH}	PGOOD goes low when CLP_ is higher than VPH		2.0		V
OVPIN Trip Threshold	OVPTH	Above VID programmed output voltage	+10	+13	+16	% V _O (VID)
OVPOUT Source/Sink Current	IOVPOUT	V _{OVPOUT} = 2.5V	15	20		mA
OVPIN Input Resistance	Rovpin		190	280	370	kΩ
Thermal Shutdown	T _{SHDN}			150		°C
Thermal-Shutdown Hysteresis				8		°C
LOGIC INPUTS FOR VID						
Logic-Input Pullup Resistors	R _{VID}		8	12	20	kΩ
Logic-Input Low Voltage	V _{IL}				0.8	V
Logic-Input High Voltage	VIH		1.7			V
VID Internal Pullup Voltage	V _{VID}	All VID_ inputs unconnected	2.8	2.9	3.2	V
EN INPUT						
EN Input Low Voltage	V _{ENL}				1	V
EN Input High Voltage	V _{ENH}		3			V
EN Pullup Current	I _{EN}		4.5	5	5.5	μΑ


- Note 1: Specifications from -40°C to 0°C are guaranteed by characterization but not production tested.
- **Note 2:** CNTR voltage accuracy is defined as the center of the adaptive voltage-positioning window (see *Adaptive Voltage Positioning* section).
- Note 3: Guaranteed by design. Not production tested.
- Note 4: See Peak-Current Comparator section.


Typical Operating Characteristics


























_Typical Operating Characteristics (continued)




Typical Operating Characteristics (continued)





_Typical Operating Characteristics (continued)





Typical Operating Characteristics (continued)












Pin Description

	1	Pili Description
PIN	NAME	FUNCTION
1–4, 44	VID3–VID0, VID4	DAC Code Inputs. VID0 is the LSB and VID4 is the MSB for the internal 5-bit DAC (Table 1). Connect to SGND for logic low or leave open circuit for logic high. These inputs have $12k\Omega$ internal pullup resistors to an internal 3V regulator.
5, 20, 35	SGND	Signal Ground. Ground connection for the internal circuitry. QFN package exposed pad connected to SGND.
6	OVPIN	Overvoltage Protection Circuit Input. Connect DIFF to OVPIN. When OVPIN exceeds +13% above the VID programmed output voltage, OVPOUT latches DH_ low and DL_ high. Toggle EN low to high or recycle the power to reset the latch.
7, 43	CLP1, CLP2	Current-Error Amplifier Output. Compensate the current loop by connecting an R-C network to ground.
8	OVPOUT	Overvoltage Protection Output. Use the OVPOUT active-high, push-pull output to trigger a safety device such as an SCR.
9	PGOOD	Power-Good Output. The open-drain, active-low PGOOD output goes low when the VID programmed output voltage falls out of regulation or a phase failure is detected. The power-good window comparator thresholds are +8% and -10% of the VID programmed output voltage. Forcing EN low also forces PGOOD low.
10	SENSE+	Differential Output Voltage-Sensing Positive Input. Used to sense a remote load. Connect SENSE+ to V _{OUT+} at the load. The device regulates the difference between SENSE+ and SENSE- according to the programmed VID code and adaptive voltage positioning.
11	SENSE-	Differential Output Voltage-Sensing Negative Input. Used to sense a remote load. Connect SENSE- to VOUT- or PGND at the load.
12	DIFF	Differential Remote-Sense Amplifier Output. DIFF is the output of a precision unity-gain amplifier.
13	EAN	Voltage-Error Amplifier Inverting Input. Receives the output of the differential remote-sense amplifier. Referenced to SGND.
14	EAOUT	Voltage-Error Amplifier Output. Connect to an external, gain-setting feedback resistor. The error amplifier gain determines the output voltage load regulation for adaptive voltage positioning.
15	REG	REG Input. A resistor on REG applies the same voltage-positioning window at different VRM voltage settings. For a no-load output voltage (VCORE) equal to VID, set RREG = RF, where the RF is the feedback resistor of the voltage-error amplifier. VREG internally regulates to the programmed VID output voltage.
16, 39	CSP1, CSP2	Current-Sense Differential Amplifier Positive Input. Senses the inductor current. The differential voltage between CSP_ and CSN_ is amplified internally by the current-sense amplifier gain of 18.
17, 40	CSN1, CSN2	Current-Sense Differential Amplifier Negative Input. Together with CSP_, senses the inductor current.
18	CNTR	Adaptive Voltage Center Position Input. Connect a resistor between CNTR and SGND to program the center of the adaptive V _{OUT} position. V _{CNTR} regulates to +1.22V.
19	EN	Output Enable. A logic low shuts down the power drivers. EN has an internal 5µA pullup current.
21, 33, 37	N.C.	No Connection. Not internally connected.
22, 34	BST1, BST2	Boost Flying-Capacitor Connection. Reservoir capacitor connection for the high-side FET driver supply. Connect a 0.47µF ceramic capacitor between BST_ and LX
23, 32	DH1, DH2	High-Side Gate-Driver Output. Drives the gate of the high-side MOSFET.

Pin Description (continued)

PIN	NAME	FUNCTION
24, 31	LX1, LX2	Inductor Connection. Source connection for the high-side MOSFETs. Also serves as the return terminal for the high-side driver.
25, 30	DL1, DL2	Low-Side Gate-Driver Output. Synchronous MOSFET gate drivers for the two phases.
26	V _{DD}	Supply Voltage for Low-Side and High-Side Drivers. V_{CC} powers V_{DD} . Connect a parallel combination of $0.1\mu F$ and $1\mu F$ ceramic capacitors to PGND and a 1Ω resistor to V_{CC} to filter out the high peak currents of the driver from the internal circuitry.
27	Vcc	Internal 5V Regulator Output. V_{CC} is derived internally from the IN voltage. Bypass to SGND with $4.7\mu F$ and $0.1\mu F$ ceramic capacitors.
28	IN	Supply Voltage Connection. Connect IN to V _{CC} for a 5V system.
29	PGND	Power Ground. Connect PGND, low-side synchronous MOSFET's source, and V _{DD} bypass capacitor returns together.
36	CLKOUT	Oscillator Output. CLKOUT is phase shifted from CLKIN by the amount specified by PHASE. Use CLKOUT to parallel additional MAX5037s.
38	CLKIN	CMOS Logic Clock Input. Drive the internal oscillator with a frequency range between 125kHz and 600kHz. Connect to V _{CC} or SGND. Connect CLKIN to SGND to set the internal oscillator to 250kHz or connect to V _{CC} to set the internal oscillator to 500kHz. CLKIN has an internal 5µA pulldown current.
41	PHASE	Phase Shift Setting Input. Drive PHASE high for 120°, leave PHASE unconnected for 90°, and force PHASE low for 60° of phase shift between the rising edges of CLKOUT and CLKIN/DH1.
42	PLLCMP	External Loop-Compensation Input. Connect compensation network for the phase-locked loop (see <i>Phase-Locked Loop</i> section).

_Functional Diagram



Detailed Description

The MAX5037A (Figures 1 and 2) average-current-mode PWM controller drives two out-of-phase buck converter channels. Average-current-mode control improves current sharing between the channels while minimizing component derating and size. Parallel multiple MAX5037A regulators to increase the output current

capacity. For maximum ripple rejection at the input, set the phase shift between phases to 90° for two paralleled converters, or 60° for three paralleled converters. The paralleling capability of the MAX5037A improves design flexibility in applications requiring upgrades (higher load). The programmable output voltage utilizes VID codes compliant with Intel's VRM 9.0/VRM 9.1 specifications.




Figure 1. Typical VRM Application Circuit, V_{IN} = +5V

Dual-phase converters with an out-of-phase locking arrangement reduce the input and output capacitor ripple current, effectively multiplying the switching frequency by the number of phases. Each phase of the MAX5037A consists of an inner average current loop

controlled by a common outer-loop voltage-error amplifier (VEA). The combined action of the two inner current loops and the output voltage loop corrects the output voltage errors and forces the phase currents to be equal.




Figure 2. Typical VRM Application Circuit, V_{IN} = +8V to +28V

VIN, VCC. and VDD

The MAX5037A accepts an input voltage range of +4.75V to +5.5V or +8V to +28V. All internal control circuitry operates from an internally regulated nominal voltage of 5V. For input voltages of +8V or greater, the internal V_{CC} regulator steps the voltage down to +5V. The V_{CC} output voltage is a regulated 5V output capable of sourcing up to 80mA. Bypass V_{CC} to SGND with 4.7µF and 0.1µF low-ESR ceramic capacitors in parallel for high-frequency noise rejection and stable operation (Figure 1).

VCC powers all internal circuitry. VDD is derived externally from VCC and provides power to the high-side and low-side MOSFET drivers. VDD is internally connected to the power source of the low-side MOSFET drivers. Use VDD to charge the boost capacitors that provide power to the high-side MOSFET drivers. Connect the VCC regulator output to VDD through an R-C lowpass filter. Use a 1Ω (R3) resistor and a parallel combination of $1\mu F$ and $0.1\mu F$ ceramic capacitors to filter out the high peak currents of the MOSFET drivers from the sensitive internal circuitry.

Calculate power dissipation in the MAX5037A as a product of the input voltage and the total V_{CC} regulator output current (I_{CC}). I_{CC} includes quiescent current (I_Q) and gate drive current (I_{DD}):

$$P_D = V_{IN} \times I_{CC}$$
 (1)

$$ICC = IQ + fSW \times (QG1 + QG2 + QG3 + QG4)$$
 (2)

where, Q_{G1}, Q_{G2}, Q_{G3}, and Q_{G4} are the total gate charge of the low-side and high-side external MOSFETs, I_Q is 4mA (typ), and f_{SW} is the switching frequency of each individual phase.

For applications utilizing a +5V input voltage, disable the VCC regulator by connecting IN and VCC together.

Undervoltage Lockout (UVLO)/Soft-Start

The MAX5037A includes an undervoltage lockout with hysteresis and a power-on reset circuit for converter turn-on and monotonic rise of the output voltage. The UVLO circuit monitors the V_{CC} regulator output while actively holding down the power-good (PGOOD) output. The UVLO threshold is internally set between +4.0V and +4.5V with a 200mV hysteresis. Hysteresis at UVLO eliminates "chattering" during startup.

Most of the internal circuitry, including the oscillator, turns on when the input voltage reaches +4V. The MAX5037A draws up to 4mA of current before the input voltage reaches the UVLO threshold.

The compensation network at the current-error amplifier, CLP1 and CLP2, provides an inherent soft-start to the VRM power supply. It includes a parallel combination of capacitors (C34, C36) and resistors (R5, R6) in series with other capacitors (C33, C35) (see Figure 1). The voltage at CLP_ limits the maximum current available to charge output capacitors. The capacitor on CLP_ in conjunction with the finite output-drive current of the current-error amplifier yields a finite rise time for the output current and thus the output voltage.

Internal Oscillator

The internal oscillator generates the 180° out-of-phase clock signals required by the pulse-width modulation (PWM) circuits. The oscillator also generates the 2V_{P-P} voltage ramp signals necessary for the PWM comparators. Connect CLKIN to SGND to set the internal oscillator frequency to 250kHz or connect CLKIN to V_{CC} to set the internal oscillator to 500kHz.

CLKIN is a CMOS logic clock for the phase-locked loop (PLL). When driven externally, the internal oscillator locks to the signal at CLKIN. A rising edge at CLKIN starts the ON cycle of the PWM. Ensure that the external clock pulse width is at least 200ns. CLKOUT provides a phase-shifted output with respect to the rising edge of the signal at CLKIN. PHASE sets the amount of phase shift at CLKOUT. Connect PHASE to VCC for 120° of phase shift, or connect PHASE to SGND for 60° of phase shift with respect to CLKIN.

The MAX5037A requires compensation on PLLCMP even when operating from the internal oscillator. The device requires an active PLL in order to generate the proper clock signal required for PWM operation.

Control Loop

The MAX5037A uses an average-current-mode control scheme to regulate the output voltage (Figure 3). The main control loop consists of an inner current loop and an outer voltage loop. The inner loop controls the output currents (IPHASE1 and IPHASE2), while the outer loop controls the output voltage. The inner current loop absorbs the inductor pole reducing the order of the outer voltage loop to that of a single-pole system.

The current loop consists of a current-sense resistor, Rs (an RC lowpass filter in the case of lossless inductor current sensing), a current-sense amplifier (CA_), a current-error amplifier (CEA_), an oscillator providing the carrier ramp, and a PWM comparator (CPWM_). The precision CA_ amplifies the sense voltage across Rs by a factor of 18. The inverting input to the CEA_ senses the output of the CA_. The output of the CEA_ is the difference between the voltage-error amplifier output (EAOUT) and the amplified voltage from the CA_. The RC compensation network connected to CLP1 and CLP2 provides external frequency compensation for the respective CEA_. The start of every clock cycle enables the high-side drivers and initiates a PWM ON cycle. Comparator CPWM_ compares the output volt-

age from the CEA_ with a 0 to 2V ramp from the oscillator. The PWM ON cycle terminates when the ramp voltage exceeds the error voltage.

The outer voltage control loop consists of the differential amplifier (DIFF AMP), adaptive voltage-positioning (AVP) block, digital-to-analog converter (DAC), and voltage-error amplifier (VEA). The unity-gain differential amplifier provides true differential remote sensing of the output voltage. The differential amplifier output and the AVP connect to the inverting input (EAN) of the VEA. The noninverting input of VEA is internally connected to the DAC output. The VEA controls the two inner current loops (Figure 3). Use a resistive feedback network to set the gain of the VEA as required by the adaptive voltage-positioning circuit.




Figure 3. MAX5037A Control Loop

Current-Sense Amplifier

The differential current-sense amplifier (CA_) provides a DC gain of 18. The maximum input offset voltage of the current-sense amplifier is 1mV and the common-mode voltage range is -0.3V to +3.6V. The current-sense amplifier senses the voltage across a current-sense resistor.

Peak-Current Comparator

The peak-current comparator provides a path for fast cycle-by-cycle current limit during extreme fault conditions such as an output inductor malfunction (Figure 4). Note that the average current-limit threshold of 48mV still limits the output current during short-circuit conditions. So to prevent inductor saturation, select an output inductor with a saturation current specification greater than the average current limit. Proper inductor selection ensures that only extreme conditions trip the peak-current comparator, such as a broken output inductor. The 112mV voltage threshold for triggering the peak-current limit is twice the full-scale average current-limit voltage threshold. The peak-current comparator has a delay of only 260ns.

Current-Error Amplifier

Each phase of the MAX5037A has a dedicated transconductance current-error amplifier (CEA_) with a typical g_m of 550 μ S and 320 μ A output sink and source current capability. The CEA_ outputs, CLP1 and CLP2, serve as the inverting input to the PWM comparator. CLP1 and CLP2 are externally accessible to provide frequency compensation for the inner current loops (Figure 3). Compensate CEA_ such that the inductor

current down slope, which becomes the up slope to the inverting input of the PWM comparator, is less than the slope of the internally generated voltage ramp (see the *Compensation* section).

PWM Comparator and R-S Flip-Flop

The PWM comparator (CPWM) sets the duty cycle for each cycle by comparing the current-error amplifier output to a 2VP-P ramp. At the start of each clock cycle, an R-S flip-flop resets and the high-side driver (DH_) turns on. The comparator sets the flip-flop as soon as the ramp voltage exceeds the CLP_ voltage, thus terminating the ON cycle (Figure 4).

Differential Amplifier

The unity-gain differential amplifier (DIFF AMP) facilitates the output voltage remote sensing at the load (Figure 3). It provides true differential output voltage sensing while rejecting the common-mode voltage errors due to high-current ground paths. Sensing the output voltage directly at the load provides accurate load voltage sensing in high-current environments. The VEA provides the difference between the differential amplifier output (DIFF) and the desired VID programmed output voltage. The differential amplifier has a unity-gain bandwidth of 3MHz. The difference between SENSE+ and SENSE- regulates to the programmed VID output voltage.

Connect SENSE+ to an external resistor-divider network at the output voltage to use the MAX5037A for output voltages higher than those allowed by the VID codes.




Figure 4. Phase Circuit (Phase 1/Phase 2)

Voltage-Error Amplifier

The VEA sets the gain of the voltage control loop. The VEA determines the error between the differential amplifier output and the reference voltage generated from the DAC.

The VEA output clamps to 0.9V relative to V_{CM} (0.6V), thus limiting the average maximum current from individual phases. The maximum average current-limit threshold for each phase is equal to the maximum clamp voltage of the VEA divided by the gain (18) of the current-sense amplifier. This results in accurate settings for the average maximum current for each phase. Set the VEA gain using R_F and R_{IN} for the amount of output voltage positioning required within the rated current range as discussed in the *Adaptive Voltage Positioning* section (Figure 3).

Adaptive Voltage Positioning

Powering new generation processors requires new techniques to reduce cost, size, and power dissipation. Voltage positioning reduces the total number of output capacitors to meet a given transient response requirement. Setting the no-load output voltage slightly higher than the output voltage during nominally loaded conditions allows a larger downward voltage excursion when the output current suddenly increases. Regulating at a lower output voltage under a heavy load allows a larger upward voltage excursion when the output current suddenly decreases. A larger allowed voltage step excursion reduces the required number of output capacitors or allows for the use of higher ESR capacitors.

Voltage positioning and the ability to operate with the multiple reference voltages may require the output to regulate away from a center value. Define the center value as the voltage where the output equals the VID reference voltage at one half the maximum output current (Figure 5).




Figure 5. Defining the Voltage-Positioning Window

Set the voltage-positioning window (Δ VOUT) using the resistive feedback of the VEA. See the *Adaptive Voltage-Positioning Design Procedure* section and use the following equation to calculate the voltage-positioning window:

$$\Delta V_{OUT} = I_{OUT} \times R_{IN} / (2 \times G_{C} \times R_{F})$$
 (3)

$$G_C = \frac{0.05}{R_S}$$
 (4)

where R_{IN} and R_F are the input and feedback resistors of the VEA, G_C is the current-loop transconductance, and R_S is the current-sense resistor or, if using lossless inductor current sensing, the DC resistance of the inductor.

The voltage at CNTR (V_{CNTR}) regulates to 1.2V (Figure 6). The current set by the resistor R_{CNTR} is mirrored at the inverting input of the VEA, centering the output voltage-positioning window on the VID programmed output voltage. Set the center of the output voltage with a resistor from CNTR to SGND in the following manner:

$$R_{CNTR} = \frac{V_{CNTR} \times R_{IN}}{I_{OUT} \left(\frac{R_{IN}}{2R_F G_C}\right) + \left(V_{OUT} - VID\right)}$$
 (5)

where V_{OUT} is a required value of output voltage at the corresponding I_{OUT}. I_{OUT} can be any value from no load to full load.




Figure 6. Adaptive Voltage-Positioning Circuit

Applying the voltage-positioning window at different VRM voltage settings requires that RREG = RF. The voltage on REG internally regulates to the programmed VID output voltage. Choose RREG to limit the current at REG to 50 μ A. For example, for a VID setting of 1.85V, calculate the minimum allowed RREG as RREG = 1.85V/50 μ A = 37k Ω . To use larger values of RREG while maintaining the required gain of the VEA, use larger values for RIN.

In the case of a VID voltage setting equal to VCOREMAX at $I_{OUT} = 0$ (no load), $R_{CNTR} = \infty$ from the above equation (Figure 7). For systems requiring VCOREMAX as an absolute maximum voltage when $I_{OUT} = 0$ (no load), calculate RREG using following the equation:

$$R_{REG} = \frac{R_{IN} \times R_{F}}{R_{IN} + R_{F} \left(1 - \frac{V_{COREMAX}}{VID}\right)}$$
(6)

DAC Inputs (VID0-VID4)

The DAC programs the output voltage. The DAC typically receives a digital code, alternatively, the VID inputs are hardwired to SGND or left open circuit. VID0-VID4 logic can be changed while the MAX5037A is active, initiating a transition to a new output voltage level. Change VID0-VID4 together, avoiding greater than 1µs skew between bits. Otherwise, incorrect DAC readings may cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. For any low-going VID step of 100mV or more, the OVP can trip because the OVP trip reference changes instantaneously with the VID code, but the converter output does not follow immediately. The converter output drops at a rate depending on the output capacitor. inductor load, and the closed-loop bandwidth of the converter. Do not exceed a maximum VID step size of 75mV.




Figure 7. Limiting the Voltage-Positioning Window

The available DAC codes and resulting output voltages (Table 1) comply with Intel's VRM 9.0 specification. Internal pullup resistors connect the VID inputs to a nominal internal 3V supply. Force the VID inputs below 0.8V for logic low or leave unconnected for logic high. Output voltage accuracy with respect to the programmed VID voltage is ±0.8% over the -40°C to +85°C temperature range.

Table 1. Output Voltage vs. DAC Codes

	NPUTS (OUTPUT VOLTAGE (V)
VID4	VID3	VID2	VID1	VID0	V _{OUT}
1	1	1	1	1	Output off
1	1	1	1	0	1.100
1	1	1	0	1	1.125
1	1	1	0	0	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800
0	0	0	0	1	1.825
0	0	0	0	0	1.850

Phase-Locked Loop: Operation and Compensation

The phase-locked loop (PLL) synchronizes the internal oscillator to the external frequency source when driving CLKIN. Connecting CLKIN to VCC or SGND forces the PWM frequency to default to the internal oscillator frequency of 500kHz or 250kHz, respectively. The PLL uses a conventional architecture consisting of a phase detector and a charge pump capable of providing 20µA of output current. Connect an external series combination capacitor (C31) and resistor (R4) and a parallel capacitor (C32) from PLLCMP to SGND to provide frequency compensation for the PLL (Figure 1). The pole-zero pair compensation provides a zero at fz defined by 1 / [R4 x (C31 + C32)] and a pole at fp defined by 1 / (R4 x C32). Use the following typical values for compensating the PLL: R4 = $7.5k\Omega$, C31 = 4.7nF, C32 = 470pF. When changing the PLL frequency, expect a finite locking time of approximately 200µs.

The MAX5037A requires compensation on PLLCMP even when operating from the internal oscillator. The device requires an active-phase-locked loop in order to generate the proper internally shifted clock available at CLKOUT.

MOSFET Gate Drivers (DH_, DL_)

The high-side (DH_) and low-side (DL_) drivers drive the gates of external N-channel MOSFETs (Figure 1). The drivers' high-peak sink and source current capability provides ample drive for the fast rise and fall times of the switching MOSFETs. Faster rise and fall times result in reduced cross-conduction losses. For modern CPU applications where the duty cycle is less than 50%, choose high-side MOSFETs (Q1 and Q3) with a moderate RDS(ON) and very low gate charge. Choose low-side MOSFETs (Q2 and Q4) with very low RDS(ON) and moderate gate charge.

The driver block also includes a logic circuit that provides an adaptive nonoverlap time to prevent shoot-through currents during transition. The typical nonoverlap time is 60ns between the high-side and low-side MOSFETs.

BST

V_{DD} powers the low- and high-side MOSFET drivers. The high-side drivers derive their power through a bootstrap capacitor and V_{DD} supplies power internally to the low-side drivers. Connect a 0.47µF low-ESR ceramic capacitor between BST_ and LX_. Bypass V_{DD} to PGND with 1µF and 0.1µF low-ESR ceramic capacitors. Reduce the PC board area formed by these capacitors, the rectifier diodes between V_{DD} and the boost capacitor, the MAX5037A, and the switching MOSFETs.

Protection

The MAX5037A includes output overvoltage protection (OVP), undervoltage protection (UVP), phase failure, and overload protection to prevent damage to the powered electronic circuits.

Overvoltage Protection (OVP)

The OVP comparator compares the OVPIN input to the overvoltage threshold. The overvoltage threshold is typically +13% above the programmed VID output voltage. A detected overvoltage event latches the comparator output forcing the power stage into the OVP state. In the OVP state, the high-side MOSFETs turn off and the low-side MOSFETs latch on. Use the OVPOUT highcurrent-output driver to turn on an external crowbar SCR. When the crowbar SCR turns on, a fuse must blow or the source current for the MAX5037A regulator must be limited to prevent further damage to the external circuitry. Connect the SCR close to the input source and after the fuse. Use an SCR large enough to handle the peak I2t energy due to the input and output capacitors discharging and the current sourced by the power source output. Connect DIFF to OVPIN for differential output sensing and overvoltage protection. Add an RC delay to reduce the sensitivity of overvoltage circuit and avoid nuisance tripping of the converter (Figure 8).

For any low-going VID step of 75mV or more, the OVP can trip because the OVP trip reference changes instantaneously with the VID code, but the converter output does not follow immediately. The converter output drops at a rate depending on the output capacitor, inductor load, and the closed-loop bandwidth of the converter.




Figure 8. OVP Input Delay

Power-Good Generator (PGOOD)

The PGOOD output is high if all of the following conditions are met (Figure 9):

- 1) The output is within 90% to 108% of the programmed output voltage.
- 2) Both phases are providing current.
- 3) EN is HIGH.

A window comparator compares the differential amplifier output (DIFF) against 1.08 times the programmed VID output voltage for overvoltage and 0.90 times the programmed VID output voltage for undervoltage monitoring. The phase failure comparator detects a phase failure by comparing the current-error amplifier output (CLP_) with a 2.0V reference.

Use a $10k\Omega$ pullup resistor from PGOOD to a voltage source less than or equal to VCC. An output voltage outside the comparator window or a phase failure condition forces the open-drain output low. The open-drain MOSFET sinks 4mA of current while maintaining less than 0.2V at the PGOOD output.

Phase Failure Detector

Output current contributions from the two phases are within ±10% of each other. Proper current sharing reduces the necessity to overcompensate the external components. However, an undetected failure of one phase driver causes the other phase driver to run continuously as it tries to provide the entire current requirement to the load. Eventually, the stressed operational phase driver fails.

During normal operating conditions, the voltage level on CLP_ is within the peak-to-peak voltage levels of the PWM ramp. If one of the phases fails, the control loop raises the CLP_ voltage above its operating range. To determine a phase failure, the phase failure detection circuit (Figure 9) monitors the output of the current amplifiers (CLP1 and CLP2) and compares them to a 2.0V reference. If the voltage levels on CLP1 or CLP2 are above the reference level for more than 1250 clock cycles, the phase failure circuit forces PGOOD low.

Overload Conditions

Average current-mode control has the ability to limit the average current sourced by the converter during a fault condition. When a fault condition occurs, the VEA output clamps to 0.9V with respect to the common-mode voltage (V_{CM} = 0.6V) and is compared with the output of the current-sense amplifiers (CA1 and CA2) (see Figure 3). The current-sense amplifier's gain of 18 limits the maximum current in the inductor or sense resistor to I_{LIMIT} = 50mV/Rs.

Parallel Operation

For applications requiring large output current, parallel up to three MAX5037As (six phases) to triple the available output current. The paralleled converters operating at the same switching frequency but different phases keep the capacitor ripple RMS currents to a minimum. Three parallel MAX5037A converters deliver up to 180A of output current. To set the phase shift of the on-board PLL, leave PHASE unconnected for 90° of phase shift (two paralleled converters), or connect PHASE to SGND for 60° of phase shift (three converters in parallel). Designate one converter as master and the remaining converters as slaves. Connect the master and slave controllers in a daisy-chain configuration as shown in Figure 10. Connect CLKOUT from the master controller to CLKIN of the first slaved controller, and CLKOUT from the first slaved controller to CLKIN of the second slaved controller. Choose the appropriate phase shift for minimum ripple currents at the input and output capacitors. The master controller senses the output differential voltage through SENSE+ and SENSE- and generates the DIFF voltage. Disable the voltage sensing of the slaved controllers by leaving DIFF unconnected (floating). Figure 11 shows a detailed typical parallel application circuit using two MAX5037As. This circuit provides four phases at an input voltage of 12V and an output voltage range of 1.1V to 1.85V at 104A.




Figure 9. Power-Good Generator

Applications Information

Each MAX5037A circuit drives two 180° out-of-phase channels. Parallel two or three MAX5037A circuits to achieve four- or six-phase operation, respectively. Figure 1 shows the typical application circuit for two-phase operation. The design criteria for a two-phase converter includes frequency selection, inductor value, input/output capacitance, switching MOSFETs, sense resistors, and the compensation network. Follow the same procedure for the four- and six-phase converter design, except for the input and output capacitance. The input and output capacitance requirement varies depending on the operating duty cycle.

The examples discussed in this data sheet pertain to a typical VRM application with the following specifications:

 $V_{1N} = +12V$

 $V_{OUT} = +1.1V \text{ to } +1.85V$

 $I_{OUT(MAX)} = 52A$

V_{COREMAX} = VID Programmed Output Voltage at No Load

AVP $(\Delta V_{OUT}) = 120 \text{mV}$

 $f_{SW} = 250kHz$

Peak-to-Peak Inductor Current (ΔI_L) = 10A

Table 2 shows a list of recommended external components (Figure 1) and Table 3 provides component supplier information.

Table 2. Component List

DESIGNATION	QTY	DESCRIPTION
C1, C2	2	47μF, 16V X5R input-filter capacitors, TDK C5750X5R1C476M
C3-C11	9	22μF, 16V input-filter capacitors, TDK C4532X5R1C226M
C12, C13	2	0.47µF, 16V capacitors, TDK C1608X5R1A474K
C14, C15	2	100μF, 6.3V output-filter capacitors, Murata GRM44-1X5R107K6.3
C16-C25	10	270μF, 2V output-filter capacitors, Panasonic EEFUE0D271R
C26-C30, C37	6	10μF, 6.3V output-filter capacitors, TDK C2012X5R0J106M
C31	1	4700pF, 16V X7R capacitor, Vishay-Siliconix VJ0603Y471JXJ
C32, C34, C36	3	470pF, 16V capacitors, Murata GRM1885C1H471JAB01
C33, C35, C43	3	0.01µF, 50V X7R capacitors, Murata GRM188R71H103KA01
C38	1	4.7μF, 16V X5R capacitor, Murata GRM40-034X5R475k6.3
C39	1	1.0µF, 10V Y5V capacitor, Murata GRM188F51A105
C40, C41, C42	3	0.1µF, 16V X7R capacitors, Murata GRM188R71C104KA01
D1, D2	2	Schottky diodes, ON-Semiconductor MBRS340T3
D3, D4	2	Schottky diodes, ON-Semiconductor MBR0520LT1
L1, L2	2	0.6μH, 27A inductors, Panasonic ETQP1H0R6BFX
Q1, Q3	2	Upper power MOSFETs, Vishay-Siliconix Si7860DP
Q2, Q4	2	Lower power MOSFETs, Vishay-Siliconix Si7886DP
R1, R2	4	Current-sense resistors, use two 2.70mΩ resistors in parallel, Panasonic ERJM1WSF2M7U
R3, R13	1	2.2Ω ±1% resistor
R4	1	7.5 k Ω ±1% resistor
R5, R6	2	$1k\Omega \pm 1\%$ resistors
R7	1	4.99 k Ω ±1% resistor
R8, R9	2	37.4 k Ω ±1% resistors
R11	1	10kΩ ±1% resistor
R12	1	$10\Omega \pm 1\%$ resistor




Figure 10. Parallel Configuration of Multiple MAX5037As




Figure 11. Four-Phase Parallel Application Circuit ($V_{IN} = +12V$, $V_{OUT} = +1.1V$ to +1.85V at 104A)

Table 3. Component Suppliers

SUPPLIER	PHONE	FAX	WEBSITE
Murata	770-436-1300	770-436-3030	www.murata.com
ON Semiconductor	602-244-6600	602-244-3345	www.on-semi.com
Panasonic	714-373-7939	714-373-7183	www.panasonic.com
TDK	847-803-6100	847-390-4405	www.tcs.tdk.com
Vishay-Siliconix	1-800-551-6933	619-474-8920	www.vishay.com

Number of Phases

Selecting the number of phases for a voltage regulator depends mainly on the ratio of input-to-output voltage (operating duty cycle). Optimum output-ripple cancellation depends on the right combination of operating duty cycle and the number of phases. Use the following equation as a starting point to choose the number of phases:

$$N_{PH} \approx K/D$$
 (7)

where K = 1, 2, or 3 and the duty cycle $D = V_{OUT}/V_{IN}$.

Choose K to make N_{PH} an integer number. For example, converting $V_{IN} = +12V$ to $V_{OUT} = +1.75V$ yields better ripple cancellation in the six-phase converter than in the four-phase converter. Ensure that the output load justifies the greater number of components for multiphase conversion. Generally, limiting the maximum output current to 25A per phase yields the most costeffective solution. The maximum ripple cancellation occurs when $N_{PH} = K/D$.

Single-phase conversion requires greater size and power dissipation for external components such as the switching MOSFETs and the inductor. Multiphase conversion eliminates the heatsink by distributing the power dissipation in the external components. The multiple phases operating at given phase shifts effectively increase the switching frequency seen by the input/output capacitors, reducing the input/output capacitance requirement for the same ripple performance. The lower inductance value improves the large-signal response of the converter during a transient load at the output. Consider all these issues when determining the number of phases necessary for the voltage regulator application.

Adaptive Voltage-Positioning Design Procedure

The following steps outline the procedure for setting the adaptive voltage positioning:

- 1) Choose the voltage-error amplifier input (EAN) resistor $R_{\text{IN}} > 5k\Omega$.
- 2) Determine a reasonable amount of excursion from the desired output voltage that the system can tolerate and use as an estimate for the voltage-positioning window, ΔV_{OUT} (see Figures 5 and 7).
- 3) Calculate R_F from equations 22 and 23. Use equation 3 to verify that ΔV_{OUT} remains within tolerable limits
- 4) Calculate the centering resistor, R_{CNTR} , from equation 5. R_{CNTR} sets the center of the adaptive voltage positioning such that at 1/2 full-load current, the output voltage is the desired VID programmed output voltage (Figure 5). Do not use values less than $24k\Omega$ for R_{CNTR} .
- 5) Choose the regulation resistor, R_{REG} , to have the same value as the feedback resistor, R_F ($R_{REG} = R_F$). R_{REG} maintains the adaptive voltage-positioning window at all VID output voltage settings. Do not use values less than $37k\Omega$ for R_{REG} .

Inductor Selection

The switching frequency per phase, peak-to-peak ripple current in each phase, and allowable ripple at the output determine the inductance value.

Selecting higher switching frequencies reduces the inductance requirement, but at the cost of lower efficiency. The charge/discharge cycle of the gate and drain capacitances in the switching MOSFETs create switching losses. The situation worsens at higher input voltages, since switching losses are proportional to the square of input voltage. Use 500kHz per phase for $V_{IN} = +5V$, 250kHz or less per phase for $V_{IN} \ge +12V$.

Although lower switching frequencies per phase increase the peak-to-peak inductor ripple current (ΔI_L), the ripple cancellation in the multiphase topology reduces the RMS ripple current of the input and output capacitor.

Use the following equation to determine the minimum inductance value:

$$L_{MIN} = \frac{\left(V_{INMAX} - V_{OUT}\right) \times V_{OUT}}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$
(8)

Choose ΔI_L equal to about 40% of the output current per phase. Since ΔI_L affects the output ripple voltage, the inductance value may need minor adjustment after choosing the output capacitors for full-rated efficiency.

Choose inductors from the standard high-current, surface-mount inductor series available from various manufacturers. Particular applications may require custom-made inductors. Use high-frequency core material for custom inductors. High $\Delta l_{\rm L}$ causes large peak-to-peak flux excursion increasing the core losses at higher frequencies. The high-frequency operation coupled with high $\Delta l_{\rm L}$, reduces the required minimum inductance making possible even the use of planar inductors. The advantages of using planar magnetics include low-profile design, excellent current sharing between phases due to the tight control of parasitics, and low cost.

For example, calculate the minimum inductance at $V_{IN(MAX)}$ = +13.2V, V_{OUT} = +1.75V, ΔI_L = 10A, and f_{SW} = 250kHz:

$$L_{MIN} = \frac{(13.2 - 1.75) \times 1.75}{13.2 \times 250 \text{k} \times 10} = 0.6 \mu\text{H}$$
(9)

The MAX5037A average current-mode control feature limits the maximum peak-inductor current and prevents the inductor from saturating. Choose an inductor with a saturating current greater than the worst-case peak inductor current. Use the following equation to determine the worst-case inductor current for each phase:

$$I_{L_PEAK} = \frac{0.051}{R_{SENSE}} + \frac{\Delta I_L}{2}$$

where R_{SENSE} is the sense resistor in each phase. (10)

Switching MOSFETs

When choosing a MOSFET for voltage regulators, consider the total gate charge, R_{DS(ON)}, power dissipation, and package thermal impedance. The product of the gate charge and on-resistance of the MOSFET is a figure of merit, with a lower number signifying better performance. Choose MOSFETs optimized for high-frequency switching applications.

The average current from the MAX5037A gate-drive output is proportional to the total capacitance it drives from DH1, DH2, DL1, and DL2. The power dissipated in the MAX5037A is proportional to the input voltage and the average drive current. See the V_{IN} , V_{CC} , and V_{DD} section to determine the maximum total gate charge allowed from all the driver outputs combined.

The gate charge and drain capacitance (CV²) loss, the cross-conduction loss in the upper MOSFET due to finite rise/fall time, and the I²R loss due to RMS current in the MOSFET $R_{\text{DS(ON)}}$ account for the total losses in the MOSFET. Estimate the power loss (PD $_{\text{MOS}}$) in the high-side and low-side MOSFETs using the following equations:

$$PD_{MOS-HI} = (Q_G \times V_{DD} \times f_{SW}) + \left(\frac{V_{IN} \times I_{OUT} \times (t_R + t_F) \times f_{SW}}{4}\right) + 1.4R_{DS(ON)} \times I^2_{RMS-HI}$$

where Q_G , $R_{DS(ON)}$, t_R , and t_F are the upper switching MOSFET's total gate charge, on-resistance at +25°C, rise time, and fall time, respectively:

$$I_{RMS-HI} = \sqrt{(I_{DC}^2 + I_{PK}^2 + I_{DC} \times I_{PK}) \times \frac{D}{3}}$$
 (12)

where D = V_{OUT}/V_{IN} , I_{DC} = $(I_{OUT} - \Delta I_L)/2$ and I_{PK} = $(I_{OUT} + \Delta I_L)/2$.

$$PD_{MOS-LO} = (Q_G \times V_{DD} \times f_{SW}) +$$

$$\left(\frac{2 \times C_{OSS} \times V_{IN}^2 \times f_{SW}}{3}\right) + 1.4R_{DS(ON)} \times I^2_{RMS-LO}$$
(13)

$$I_{RMS-LO} = \sqrt{\left(I_{DC}^2 + I_{DC}^2 \times I_{PK}\right) \times \frac{\left(1 - D\right)}{3}}$$
 (14)

where Coss is the MOSFET drain-to-source capacitance.

For example, from the typical VRM specifications in the *Applications Information* section with $V_{OUT} = +1.75V$, the high-side and low-side MOSFET RMS currents are 9.9A and 24.1A, respectively. Ensure that the thermal impedance of the MOSFET package keeps the junction temperature at least +25°C below the absolute maximum rating. Use the following equation to calculate maximum junction temperature:

$$T_{J} = PD_{MOS} \times \theta_{J-A} + T_{A}$$
 (15)

Input Capacitors

The discontinuous input-current waveform of the buck converter causes large ripple currents in the input capacitor. The switching frequency, peak inductor current, and the allowable peak-to-peak voltage ripple reflected back to the source dictate the capacitance requirement. Increasing the number of phases increases the effective switching frequency and lowers the peak-to-average current ratio, yielding a lower input capacitance requirement.

The input ripple comprises ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contributions from the ESR and capacitor discharge are equal to 30% and 70%, respectively. Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$ESR_{IN} = \frac{\left(\Delta V_{ESR}\right)}{\left(\frac{I_{OUT}}{N} + \frac{\Delta I_{L}}{2}\right)}$$
(16)

$$C_{IN} = \frac{\frac{I_{OUT}}{N} \times D(1-D)}{\Delta V_{O} \times f_{SW}}$$
 (17)

where I_{OUT} is the total output current of the multiphase converter and N is the number of phases.

For example, at $V_{OUT}=1.75V$, the ESR and input capacitance are calculated for the input peak-to-peak ripple of 100mV or less yielding an ESR and capacitance value of $1m\Omega$ and $200\mu F$.

Output Capacitors

The worst-case peak-to-peak and capacitor RMS ripple current, the allowable peak-to-peak output ripple voltage, and the maximum deviation of the output voltage during step loads determine the capacitance and the ESR requirements for the output capacitors.

In multiphase converter design, the ripple currents from the individual phases cancel each other and lower the ripple current. The degree of ripple cancellation depends on the operating duty cycle and the number of phases. Choose the right equation from Table 4 to calculate the peak-to-peak output ripple for a given duty cycle of two-, four-, and six-phase converters. The maximum ripple cancellation occurs when $N_{\text{PH}} = \text{K} \ / \ D$.

The allowable deviation of the output voltage during the fast-transient load dictates the output capacitance and ESR. The output capacitors supply the load step until the controller responds with a greater duty cycle. The response time (tresponse) depends on the closed-loop bandwidth of the converter. The resistive drop across the capacitor ESR and capacitor discharge causes a voltage drop during a step load. Use a combination of SP polymer and ceramic capacitors for better transient load and ripple/noise performance.

Table 4. Peak-to-Peak Output Ripple Current Calculations

NO. OF PHASES (N)	DUTY CYCLE (D) (%)	EQUATION FOR ΔIP-P
2	< 50	$\Delta I = \frac{V_O(1 - 2D)}{L \times f_{SW}}$
2	> 50	$\Delta I = \frac{\left(V_{1N} - V_{O}\right)\left(2D - 1\right)}{L \times f_{SW}}$
4	0 to 25	$\Delta I = \frac{V_{O}(1 - 4D)}{L \times f_{SW}}$
4	25 to 50	$\Delta I = \frac{V_O(1-2D)(4D-1)}{2 \times D \times L \times f_{SW}}$
4	> 50	$\Delta I = \frac{V_O(2D-1)(3-4D)}{D \times L \times f_{SW}}$
6	< 17	$\Delta I = \frac{V_O(1 - 6D)}{L \times f_{SW}}$

Keep the maximum output voltage deviation less than or equal to the adaptive voltage-positioning window (ΔV_{OUT}). Assume 50% contribution each from the output capacitance discharge and the ESR drop. Use the following equations to calculate the required ESR and capacitance value:

$$ESR_{OUT} = \frac{\Delta V_{ESR}}{I_{STEP}}$$
 (18)

$$C_{OUT} = \frac{I_{STEP} \times I_{RESPONSE}}{\Delta V_{O}}$$
 (19)

where I_{STEP} is the load step and t_{RESPONSE} is the response time of the controller. Controller response time depends on the control-loop bandwidth.

Current Limit

The average current-mode control technique of the MAX5037A accurately limits the maximum output current per phase. The MAX5037A senses the voltage across the sense resistor and limits the peak inductor current (I_{L-PK}) accordingly. The ON cycle terminates when the current-sense voltage reaches 45mV (min). Use the following equation to calculate maximum current-sense resistor value:

$$R_{SENSE} = \frac{0.045}{\frac{|OUT|}{N}}$$
 (20)

$$PD_{R} = \frac{2.5 \times 10^{-3}}{R_{SENSE}}$$
 (21)

where PD_R is the power dissipation in sense resistors. Select 5% lower value of R_{SENSE} to compensate for any parasitics associated with the PC board. Also, select a noninductive resistor with the appropriate wattage rating.

Reverse Current Limit

The MAX5037A limits the reverse current in the case that V_{BUS} is higher than the preset output voltage setting.

Calculate the maximum reverse current based on V_{CLR}, the reverse current-limit threshold, and the current-sense resistor:

$$I_{REVERSE} = \frac{2 \times V_{CLR}}{R_{SENSE}}$$

Compensation

The main control loop consists of an inner current loop and an outer voltage loop. The MAX5037A uses an average current-mode control scheme to regulate the output voltage (Figure 3). I_{PHASE1} and I_{PHASE2} are the inner average current loops. The VEA output provides the controlling voltage for these current sources. The inner current loop absorbs the inductor pole reducing the order of the outer voltage loop to that of a single-pole system.

A resistive feedback network around the VEA provides the best possible response, since there are no capacitors to charge and discharge during large-signal excursions. The required amount of adaptive voltage positioning (ΔV_{OUT}) determines the VEA gain. Use the following equation to calculate the value for R_F when using adaptive voltage positioning:

$$R_{F} = \frac{I_{OUT} \times R_{IN}}{N \times G_{C} \times \Delta V_{OUT}}$$
 (22)

$$G_{C} = \frac{0.05}{R_{S}}$$
 (23)

where $G_{\mathbb{C}}$ is the current-source transconductance and N is the number of phases.

When designing the current-control loop ensure that the inductor downslope (when it becomes an upslope at the CEA output) does not exceed the ramp slope. This is a necessary condition to avoid subharmonic oscillations similar to those in peak current-mode control with insufficient slope compensation. Use the following equation to calculate the resistor $R_{\text{CF}}\colon$

$$R_{CF} \le \frac{2 \times f_{SW} \times L \times 10^2}{V_{OUT} \times R_{SENSE}}$$
 (24)

For example, the maximum R_{CF} is $12k\Omega$ for R_{SENSE} = $1.35m\Omega.$

 C_{CF} provides a low-frequency pole while R_{CF} provides a midband zero. Place a zero at f_Z to obtain a phase bump at the crossover frequency. Place a high-frequency pole (f_P) at least a decade away from the crossover frequency to reduce the influence of the switching noise and achieve maximum phase margin. Use the following equations to calculate C_{CF} and C_{CFF} :

$$C_{CF} = \frac{1}{2 \times \pi \times f_Z \times R_{CF}}$$
 (25)


$$C_{CFF} = \frac{1}{2 \times \pi \times f_P \times R_{CF}}$$
 (26)

PC Board Layout

Use the following guidelines to lay out the switching voltage regulator.

- 1) Place the $V_{IN},\,V_{CC,}$ and V_{DD} bypass capacitors close to the MAX5037A.
- Minimize the area and length of the high-current loops from the input capacitor, upper switching MOSFET, inductor, and output capacitor back to the input capacitor negative terminal.
- 3) Keep short the current loop formed by the lower switching MOSFET, inductor, and output capacitor.
- 4) Place the Schottky diodes close to the lower MOSFETs and on the same side of the PC board.
- 5) Keep the SGND and PGND isolated and connect them at one single point close to the negative terminal of the input filter capacitor.
- 6) Run the current-sense lines CS+ and CS- very close to each other to minimize the loop area. Similarly, run the remote voltage sense lines SENSE+ and SENSE- close to each other. Do not cross these critical signal lines through power circuitry. Sense the current right at the pads of the current-sense resistors.
- 7) Avoid long traces between the V_{DD} bypass capacitors, driver output of the MAX5037A, MOSFET gates, and PGND. Minimize the loop formed by the V_{DD} bypass capacitors, bootstrap diode, bootstrap capacitor, MAX5037A, and upper MOSFET gate.

Pin Configuration



- 8) Place the bank of output capacitors close to the load.
- 9) Distribute the power components evenly across the board for proper heat dissipation.
- 10) Provide enough copper area at and around the switching MOSFETs, inductor, and sense resistors to aid in thermal dissipation.
- 11) Use 4oz copper to keep the trace inductance and resistance to a minimum. Thin copper PC boards can compromise efficiency since high currents are involved in the application. Also, thicker copper conducts heat more effectively, thereby reducing thermal impedance.


Chip Information

TRANSISTOR COUNT: 5431

PROCESS: BICMOS


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



COMMON DIMENSIONS																		EXPOS	ED PAI	VAR	ATIONS				
											CUSTOM PKC. (T4877-1)					DEPOPULATED LEADS	JLATED D2			MAX. MIN, NOM. MAX			JEDEC MO220	DOWN BONDS ALLOWED	
PKG	-	32L 7x	7	4	14L 7x	7		48L 7x	7	4	18L 7x	7	5	6L 7x	7	T3277-2	-	_	4,70	4.85	4.55	-	4,85	REV. C	YES
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	T3277-3	-	4,55		4.85	4.55		4,85	-	NO.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T4477-2	-	-	4.70	4,85	4,55		4.85	WKKD-1	YES
A1	٥	0.07	0.05	0	0.02	0.05	٥	0.02	0.05	0	0.02	0.05	0	-	0.05	T4477-3	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	YES
A2	_	.20 RF			2.20 RI			0.20 RI	_	_	.20 RF		-	.20 RE		T4877-1⇔	13,24,37,48	4.20	4.30	4.40	4.20	4.30	4.40	-	NO
b	0.25	0.30	_	0.20		0.30	-	0.25	_	_	0.25	_	_	0.20	-	T4877-3	-	4.95	5.10	5.25	4.95	5,10	5,25	-	YES
D	6.90	7.00	7.10	6.90		7.10	6.90	7.00		6.90	7,00	7.10	6.90	7.00	7-10	T4877-4	-	5.45	5.60	5.63	5.45	5,60	5,63	-	YES
E	6.90	7.00	7.10			7.10	6,90	7.00			7.00		6.90	7.00		T4877-5	-	2.40	2.50	2,60	2,40	2,50	2.60	-	NO
-	1000	L65 BS			0.50 BS			0.50 BS		****).50 BS			L4D BS		T4877-6	-	5.45	5,60	5.63	5.45	5,60	5,63	-	NO
k	0.25	Ī -	Ϊ-	D.25	-	Ī -	0.25	-	-	0.25	Ī -	Ϊ-	0.25	0.35	-	T4877-7	-		5,10	5.25	4.95	5.10		-	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.40	0.50	0.60	T5677-1	-	5.20	5.30	5.40	5,20	5,30	5.40	-	YES
LI	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50										
N		32	_		- 44	_		48 44				56		** NOTE: T4877-1 IS A CUSTOM 4BL PKG. WITH 4 LEADS DEPOPULATED.											
ND		a			11			12 10					14 TOTAL NUMBER OF LEADS ARE 44.												
NE		a			11			12		\vdash	12			14	\neg										
2. 3. <u>A</u>	DIME ALL I N IS THE SPP THE DIME 0.25	THE TERMI -012. ZONE NSION TIM	SIONS TOTAL NAL # DET INDIC B AP AND E REF	ARE NUME TALLS CATED. PLIES 0.30 ER TO S POS	IN MIII BER O NTIFIE OF TE THE TO N mm f THE SIBLE TO TI	LLIMET F TEF R AND RMINA TERM IETALL FROM NUMB IN A HE EX	ERS. MINAL TERI L #1 INAL TERMI TERMI BER 0 SYMM	ANGLE S. WINAL IDENT 1 IDE TERMIN NAL T F TER WETRIC	NUME IFIER ENTIFIE VAL A IP. MINAL AL FA	E IN E ERING ARE (ER MA' ND IS S ON SHION K SLU	CON' OPTION Y BE MEAS EACH G AS	VENTION ALL, BY EITHER URED DO AN	EUT MI RAM BETWI EDE:	IST B IOLD (EEN SIDE (E LOG OR MA RESPEC	m to Jesd Inted Within Riked Featur Etively, S.	RΕ.								
_	COPL DRAW	ANARI	ONFO				777 1																		
6. 7. 8. 9.	COPL DRAW	ANARI /ING (77-1/ PAGE !	ONFO '-3/- SHALL	4/-5 NOT	/-6 EXCE	& T50 D 0.1	0 mr	n.	RENCI	E ONL	Y													X	/

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.