-般積層セラミックコンデンサ (温度補償用·Class 1) STANDARD MULTILAYER **CERAMIC CAPACITORS** (CLASS1: TEMPERATURE COMPENSATING DIELECTRIC TYPE)

_55~+125℃ OPERATING TEMP.



*042TYPE, 063TYPE, 105TYPEは除く *Except for 042TYPE, 063TYPE, 105TYPE

特長 FEATURES

- ・実装密度の向上が図れます
- ・モノリシックの構造のため、信頼性が高い
- ・同一形状、静電容量範囲が広い

- · Improve Higher Mounting Densities.
- · Multilayer block structure provides higher reliability
- · A wide range of capacitance values available in standard case sizes.

用途 APPLICATIONS

- •一般電子機器用
- ・通信機器用(携帯電話、PHS、コードレス電話 etc.)

- · General electronic equipment
- · Communication equipment (portable telephones, PHS, other wireless applications, etc.)

形名表記法 ORDERING CODE

定格電圧 [VDC]		
E	16	
T	25	
U	50	

シリーズ名		
М	積層コンデンサ	

端子電	極
K	メッキ品



形状寸法(EIA)L×W(mm)		
042(01005)	0.4×0.2	
063(0201)	0.6×0.3	
105(0402)	1.0×0.5	
107(0603)	1.6×0.8	

温度特性 [ppm/℃]			
C	☐ -150 : CG,CH,CJ,CK		
P□	-150: PH\PJ\PK		
R□	-220: RH\RJ\RK		
S□	-330:SH\SJ\SK	G	± 30
T□	-470:TH,TJ,TK	Н	± 60
U	-750∶UJ\UK	J	±120
SL	+350~-1000	K	±250

□= 許容差

4	_	N
	u	

公称静電容量 [pF]	
例	
0R5	0.5
010	1
100	10

※R= 小数点

容量許	容差			
С		±	0.25	pF
D		\pm	0.5	pF
F		±	1	pF
J		±	5	%
K		+	10	%

		•
	1	
Ī	Ī	Ī

8		
製品厚み (mm)		
С	0.2	
Р	0.3	
V	0.5	
W	0.5	
Z	0.8	

個別仕	:様
	標準

己衣	
F	テーピング(2mmピッチ・178ø)
T	テーピング(4mmピッチ・178ø)

当社管理	里記号
Δ	標準品
	△=スペース

5 C H



Rated voltage(VDC)		
E	16	
Т	25	
U	50	

Series name M Multilayer ceramic capacitor

End termination Plated



Dimensions (case size)(EIA)LXW(mm)				
042(01005)	0.4×0.2			
063(0201)	0.6×0.3			
105(0402)	1.0×0.5			
107(0603)	1.6×0.8			

T	emperat	ure characteristics(p		
	C	-150 : CG,CH,CJ (C0G,C0H,C0J,(
_	P□	-150 : PH\PJ\PK (P2H\P2J\P2K)		
	R□	-220: RH,RJ,ŔK (R2H,R2J,R2K)		
	S□	-330 : SH,SJ,SK (S2H,S2J,S2K)	2	± 30
	T	-470: TH,TJ,TK (T2H,T2J,T2K)	Н	± 60
	U	-750 : UJ\UK (U2J\U2K)	2J	±120
	SL	+350~-1000	K	±250
	□=То	lerance		



Nominal Capacitance(pF)			
example			
0R5	0.5		
010	1		
100	10		
	*B		

*R=decimal point



Capacitance Tolerance			
С	± 0.25 pF		
D	± 0.5 pF		
F	± 1 pF		
J	± 5 %		
K	± 10 %		

8	
Thickn	ess[mm]
С	0.2
Р	0.3
V	0.5
W	0.5
Z	0.8



Specia	Special code	
	Standard Products	
10		




Packa	ging
F	Tape(2mm pitch · 178¢)
Т	Tape(4mm pitch • 178¢)



Interna	l code
Δ	Standard Products

△=Blank space



Type(EIA)	L	W	Т		е
□MK042	0.4±0.02	0.2 ± 0.02	0.2 ± 0.02)	0.1±0.03
(01005)	(0.016±0.001)	(0.008 ± 0.001)	(0.008 ± 0.001)	С	(0.004 ± 0.001)
□MK063	0.6±0.03	0.3 ± 0.03	0.3 ± 0.03	P	0.15±0.05
(0201)	(0.024 ± 0.001)	(0.012 ± 0.001)	(0.012 ± 0.001)	Р	(0.006 ± 0.002)
□MK105	1.0±0.05	0.5±0.05	0.5 ± 0.05	\A/ \/	0.25±0.10
(0402)	(0.039 ± 0.002)	(0.020 ± 0.002)	(0.020 ± 0.002)	W, V	(0.010 ± 0.004)
□MK107	1.6±0.10	0.8±0.10	50.8±0.10	7	0.35±0.25
(0603)	(0.063±0.004)	(0.031 ± 0.004)	(0.031 ± 0.004)		(0.014±0.010)

Unit: mm(inch)

概略バリエーション AVAILABLE CAPACITANCE RANGE

T	уре	042	06	63			10	05		10	07			
Tem	p.char.		C	U	R□	S	Т	U	C	SL	C	PO.TO.	U	SL
												R□ S□		
٧	۸V	16V	25	5V		16V			50V			50	V	
[pF]	[pF 3digits]													
0.5	0R5													
1	010													
1.5	1R5													
2	020													
3	030													
4	040													
5	050			P										
6	060	C				W	W	W	W					
7	070													
8	080													
9	090				w									
10	100		P		VV									
12	120													
15	150											Z		
18	180											_		
22	220												I - I	I _ I
27	270										Ζ		Z	Z
33	330													
39	390													
47	470													
56	560													
68	680													
82	820							V	V					
100	101													
120	121													
150	151													
180	181									\/_				
220	221									$[\ \ \ \]$				
270	271													
330	331													
390	391													
470	471													
560	561													
680	681													
820	821													
1000	102													

注:グラフの記号は製品の厚み記号です。

Note: Letter code in shaded areas are thickness codes.

温度特性 Temp	erature Characteristics	
温度特性	温度係数範囲	使用温度範囲
Temperature	(ppm/°C) **1	Operating Temp. range
char.(EIA)	Temperature coefficient range	
C K(C0K)	0±250	
C J(C0J)	0±120	
C H(C0H)	0±60	
C G(C0G)	0±30	
P K(P2K)	-150±250	
P J(P2J)	-150±120	
P H(P2H)	-150±60	
R K(R2K)	-220±250	
R J(R2J)	-220±120	
R H(R2H)	-220±60	-55~+125°C
S K(S2K)	-330±250	
S J(S2J)	-330±120	
S H(S2H)	-330±60	
T K(T2K)	-470±250	
T J(T2J)	-470±120	
T H(T2H)	-470±60	
U K(U2K)	-750±250	
U J(U2J)	-750±120	
SL	-1000~ + 350	

※1:20℃における静電容量を基準。 Based on the capacitance at 20°C

静電容量許容丟	Capacitance	Tolerance	Symbol	

111 - D H	= "1"	oupacitation retoration	C)
	記号 ymbol	許容差 Tolerance	区分 Item
	С	±0.25pF	~5pF
	D	±0.5 pF	~10pF
	F	±1pF	6~10 pF
	J	±5 %	11pF~
	K	±10 %	11pF~

Q

	Q*2 Symbol	区分 Item
_	— ≥400+20 · C*1	~27pF
	≧1000	30pF∼

※1:C=公称静電容量 Nominal capacitance(pF)

%2:測定周波数 Measurement Frequency= $1\pm0.1 MHz(C \le 1000 pF)$

 $1\pm0.1kHz~(C>1000pF)$

測定電圧 Measurement voltage = 0.5~5Vrms(C≦1000pF)

 $1 {\pm} 0.2 Vrms (C {>} 1000 pF)$

セレクションガイド Selection Guide **▼** P.10

etc











アイテム一覧 PART NUMBERS

042TYPE -

Class 1

定格電圧 Rated Voltage (DC)	形 名 Ordering code	EHS (Environmental Hazardous Substances)	CK (COK)	CJ (COJ)	CH (COH)		 ÷		ure	cha	特性 aract H Sk 2H)(S2h	eris	`	 TH (T2H)	UK (U2K)	UJ (U2J)	公称静電 容 量 Capacitance [pF]	許容差 Capacitance	厚み Thicknees [mm] (inch)
	EMK042 △ 0R5□C	RoHS				•				1							0.5		
	EMK042 △010□C	RoHS						_		_	\perp	_					1		
	EMK042 △1R5□C	RoHS															1.5	±0.25pF	
	EMK042 △ 020□C	RoHS															2	±0.5pF	
	EMK042 △030□C	RoHS															3	0.opi	
	EMK042 △040□C	RoHS															4		
16V	EMK042 △050□C	RoHS															5		0.2±0.02
101	EMK042 △060□C	RoHS															6		(0.008±0.001)
	EMK042 △070□C	RoHS															7	±0 555	
	EMK042 △080□C	RoHS															8	±0.5pF ±1pF	
	EMK042 △090□C	RoHS															9	_ ipi	
	EMK042 △100□C	RoHS															10		
	EMK042 △120□C	RoHS															12	±5%	
	EMK042 △150□C	RoHS															15	±10%	

注:形名の△には温度特性、□には静電容量許容差記号が入ります。

063TYPE -

Class 1

Class I																							
定格電圧		EHS温度特性												公称静電	静電容量	厚み							
Rated	形名	(Environmental				Т	Гет	per	atu	re c	hara	acte	rist	ics	(EI	A)					容 量	許容差	-
Voltage	Ordering code	Hazardous	CK	\sim 1	СПС		w D	пь	μВ	K D	ПОП	cĸ	<u>د ا</u>	СП	ти	ΤI	ты	ПК	111		Capacitance	tolerance	Thicknees [mm]
(DC)		Substances)	(COK)	(C0.1)	CH C	G)(P:	2K) (P2	2.J) (P2	H)(R2	K) (B2.) (R2H)	(S2K)	(S2J)	(S2H)	(T2K)	(T2,J)	(T2H)	(U2K)	(12.1)	SL	[pF]	[%]	(inch)
(DC)	TI #/000 + 005 = 0		-	(000)	_	-			,	(1 122	, (,	(OLI I)	(020)	(02.1.)	(((12.1)	-	(020)		., .	[70]	(IIICII)
	TMK063 △ 0R5□P	RoHS	•			4	_	+	+	+	-	\vdash		_	\dashv		_				0.5		
	TMK063 △010□P	RoHS	•			4	+	+	+	+	-	\vdash		_	-		_	•			1		
	TMK063 △1R5□P	RoHS	•				_	+	\perp	-	-	Ш		_	_		_	•			1.5	±0.25pF	
	TMK063 △020□P	RoHS																			2	±0.5pF	
	TMK063 △030□P	RoHS						\perp													3		
	TMK063 △040□P	RoHS				_		\perp	\perp	\perp		Ш									4		
	TMK063 △050□P	RoHS																			5		
	TMK063 △060□P	RoHS																			6		
	TMK063 △070□P	RoHS																			7	105.5	
	TMK063 △080□P	RoHS						Т											•		8	±0.5pF ±1pF	
	TMK063 △090□P	RoHS																			9	_ ipi	
051/	TMK063 △100□P	RoHS			•														•		10		0.3±0.03
25V	TMK063 △120□P	RoHS																	•		12		(0.012±0.001)
	TMK063 △150□P	RoHS																			15		
	TMK063 CH180□P	RoHS			•																18		
	TMK063 CH220□P	RoHS			•																22		
	TMK063 CH270□P	RoHS																			27		
	TMK063 CH330□P	RoHS																			33	±5%	
	TMK063 CH390□P	RoHS			•																39	±10%	
	TMK063 CH470□P	RoHS																T			47		
	TMK063 CH560□P	RoHS																			56		
	TMK063 CH680□P	RoHS																			68		
	TMK063 CH820□P	RoHS			Ŏ	_		\top				П						\neg			82		
	TMK063 CH101□P	RoHS						T													100		

注:形名の△には温度特性、□には静電容量許容差記号が入ります。

 $[\]triangle$ Please specify the temperature characteristics code and \square the capacitance tolerance code.

[△] Please specify the temperature characteristics code and □ the capacitance tolerance code.

105TYPE -

±10%

120

150

180

220

270

330

120

150

180

220

270

330

•

Class 1 公称静電 静電容量 定格電圧 温度特性 FHS 量許容差 厚み Rated 形 名 容 (Environmental Temperature characteristics (EIA) Capacitance Thicknees Voltage Hazardous Ordering code CK CJ CHCG PK PJ PHRK RJRHSK SJ SH TK TJ THUK W SL Capacitance [mm] tolerance Substances) (COK)|(COJ)|(COH)|(COG)|(P2K)|(P2J)|(P2H)|(R2K)|(R2J)|(R2H)|(S2K)|(S2J)|(S2H)|(T2K)|(T2J)|(T2H)|(U2K)|(U2J (DC) (inch) [pF] UMK105 △ 0R5□W RoHS 0.5 UMK105 △010□W RoHS 1 UMK105 △ 1R5□W RoHS 1.5 ±0.25pF UMK105 △ 020 □ W RoHS • 2 ±0.5pF UMK105 △ 030 □ W • 3 RoHS UMK105 △ 040 □ W RoHS • 4 UMK105 △ 050 □ W RoHS 5 UMK105 △ 060 □ W 6 RoHS UMK105 △ 070 □ W RoHS ±0.5pF <u>UMK105</u> △ 080 □ W RoHS 8 ±1pF UMK105 △ 090 □ W RoHS 9 UMK105 △100□W • • • 10 RoHS 0 0 UMK105 △120□W 12 RoHS UMK105 △150□W RoHS 15 UMK105 △180□W RoHS • 18 UMK105 △ 220 □ V RoHS 22 UMK105 △270 □ V RoHS • • 27 0.5 ± 0.05 UMK105 △ 330 □ V RoHS 33 50V UMK105 △390□V RoHS 39 (0.020 ± 0.002) 47 UMK105 △ 470 RoHS • UMK105 △ 560 □ V • 56 RoHS UMK105 △ 680 □ V • RoHS 68 UMK105 △820 □ V RoHS • 82 UMK105 △ 101 □ V 100 RoHS

•

•

RoHS

105TYPE -

UMK105 △121□V

UMK105 △ 151 □ V

UMK105 △181 □ V

UMK105 △ 221 ☐ V

U<u>MK105</u> △ 271 □ V

UMK105 △ 331 □ V

UMK105 SL121 □ V

UMK105 SL151 □ V

UMK105 SL181 ☐ V

UMK105 SL221 □ V

UMK105 SL271 □ V

UMK105 SL331 □ V

Class 1																								
定格電圧		EHS									温原	度特	性									公称静電	静電容量	同 7,
Rated	形名	(Environmental					Ter	npe	erat	ture	e ch	nara	cte	rist	ics	(EI	A)					容 量	許容差	厚み
Voltage	Ordering code	`	CK		CLI		DIZ	أم	DLI	DΙΖ	DІ	пП	CIZ	<u> </u>	CLI	Ť.	Τı	TII	LIIZ			Capacitance		Thicknees [mm]
(DC)	ordening code	Substances)	CK (COK)	(COJ) (COH)(COG) (P2K)	(P2J)	P2H)	(R2K)	(R2J)	(R2H)	S2K)	(S2J)	S2H)	(T2K)	(T2J)	(T2H)	(U2K)	(U2J)	SL	[pF]	tolerance [%]	(inch)
(20)	EMK105 △ 0R5BW	RoHS																				0.5	[/0]	(-)
	EMK105 △010BW	RoHS	\exists	\dashv	\neg		\dashv	\neg		\neg			ŏ	\neg		ŏ						1	1	
	EMK105 △1R2BW	RoHS		\neg			\neg						•			•						1.2	±0.1pF	
	EMK105 △1R5BW	RoHS											•			•						1.5	1	
	EMK105 △1R8BW	RoHS											•									1.8		
	EMK105 △2R2JW	RoHS											•									2.2		
	EMK105 △2R7JW	RoHS																				2.7		
	EMK105 △3R3JW	RoHS		_			_															3.3		
16V	EMK105 △3R9JW	RoHS		_			_	_		_												3.9		0.5 ± 0.05
101	EMK105 △4R7JW	RoHS																				4.7		(0.020±0.002)
	EMK105 △5R6JW	RoHS																				5.6		
	EMK105 △ 6R8 JW	RoHS		_			_	_		_				_								6.8]±5%	
	EMK105 △8R2JW	RoHS																				8.2		
	EMK105 △100JW	RoHS																				10		
	EMK105 △120JW	RoHS		_			_															12		
	EMK105 △150JW	RoHS		_			_	_		_				_								15		
	EMK105 △180JW	RoHS																				18		
	EMK105 △200JW	RoHS																				20		

注:形名の△には温度特性、□には静電容量許容差記号が入ります。

注:形名の△には温度特性、□には静電容量許容差記号が入ります。

riangle Please specify the temperature characteristics code and riangle the capacitance tolerance code.

riangle Please specify the temperature characteristics code and riangle the capacitance tolerance code.

アイテム一覧 PART NUMBERS

107TYPE -

Class 1

Class 1			_																			+2.5.0.0	
定格電圧		EHS温度特性									公称静電	静電容量	 厚み										
Rated	形名	(Environmental					Te	mpe	erat	ure	cha	arac	teri	stic	s (ΕIA	١)				容 量	許容差	
Voltage	Ordering code	*			<u> </u>		DIC	انما	D. I				1/ 0		ПÌ	./-					Capacitance		Thicknees
Ü	Ordering dode	Substances)	ICK Irrik		(MH)	linna	IPK Voor)	(D) I)	(DOH)	ROK) (t	7J C	1H 5	K S. 2K) (S2) S		K K)/	J ((c	L∂Π) I H I	(HOK)	(IIOI)	'	tolerance	[mm]
(DC)			-	+	(0011)	loud	/(1 21()	(1 20)	(1 211)	i izityi (i	120/ (11	211/10	211) (02	0) (02	11) (12	10/	20) (1211/	(UZIV)	(020)	L1 2	[%]	(inch)
	UMK107 △ 0R5□Z	RoHS	•	-			_		-	_		+	_	+	+	+	_	_			0.5		
	UMK107 △ 010□Z	RoHS	•	-					_	_		+	_	+	+	+		_			1		
	UMK107 △ 1R5□Z	RoHS	•	_			_		\dashv	_	_	+	+		+	1					1.5	±0.25pF	
	UMK107 △ 020□Z	RoHS	•	-					\dashv	_	_	+	+	+	+	+	_	_			2	±0.5pF	
	UMK107 △ 030□Z	RoHS		•					\dashv	_		+	+	+	+	+	4	4			3		
	UMK107 △ 040□Z	RoHS		-	•				_			+		+	+	+	4	_			4		
	UMK107 △ 050□Z	RoHS		-	•				-			+	_	+	+	+	_	_			5		-
	UMK107 △ 060□Z	RoHS		\vdash	-		-		\dashv	-		+	+	+	+	+	_	_			6		
	UMK107 △ 070□Z	RoHS		\vdash	_				\dashv	_		+	+	-	+	+		_			7	±0.5pF	
	UMK107 △ 080□Z	RoHS		╀	-		-		\dashv	_	_	+	+	+	+	+		_			8	±1pF	
	UMK107 △ 090□Z	RoHS		\vdash	-			-	\dashv	+	_	+	+	+	+	+	+	-			9	-	
	UMK107 △ 100□Z	RoHS		\vdash	-	•			\dashv	_	_	+	+	+	+	+	_	\dashv			10 12		-
	UMK107 △ 120□Z	RoHS		-	•				\dashv			+			+	+		-				-	
	UMK107 △ 150□Z	RoHS		+	-				\dashv	-		+	_	+	+	+		_			15 18		
	UMK107 △ 180□Z UMK107 △ 220□Z	RoHS RoHS		\vdash	_		-		\dashv	+		+	+	+	+	+	+	-			22	-	
	UMK107 △ 270□Z			\vdash		_			\dashv	_		+	+	+	+	+	-	-			27	-	
	UMK107 △330□Z	RoHS RoHS		\vdash	-		\vdash		\dashv	+	+	+	+	+	+	+	-	-			33	-	0.8±0.10
50V	UMK107 △390□Z	RoHS		+	H				\dashv	+		+	+	+	+	+	+	\dashv			39	-	(0.031±0.004)
	UMK107 △ 470□Z	RoHS		+	H		-		\dashv	_		+	+	+	+	+	+	\dashv			47	-	(0.001±0.004)
	UMK107 △ 560□Z	RoHS		\vdash	•				\dashv			+	+	+	+	+	+	-			56	-	
	UMK107 △ 680□Z	RoHS		\vdash			\vdash		\dashv	+	+	+	+	+	+	+	+	-			68		
	UMK107 △820□Z	RoHS		\vdash	-				\dashv	+		+	+	+	+	$^{+}$	+	\dashv			82		
	UMK107 △ 101□Z	RoHS		\vdash	_				\dashv			+	+	+	+	+		_			100	±5%	
	UMK107 △ 121□Z	RoHS		\vdash	-	•			\dashv	\dashv		+	+		+	$^{+}$		_			120	±10%	
	UMK107 △ 151□Z	RoHS							\dashv	$^{+}$		+	+	$^{+}$	+	$^{+}$	+	\neg			150		
	UMK107 △ 181□Z	RoHS		T	•	•			\neg			\top	+	$^{+}$	\top	$^{+}$					180	1	
	UMK107 △ 221 □ Z	RoHS							\dashv			+			+	t					220	-	
	UMK107 △ 271 □ Z	RoHS		T		•			\dashv			\top		$^{+}$	+	†	+				270		
	UMK107 △331□Z	RoHS		\vdash	-	Ŏ			\neg	\top		\top	\top	T	\top	Ť	T				330		
	UMK107 △391□Z	RoHS		T	_	•			\neg			\top			\top	†					390		
	UMK107 △ 471□Z	RoHS			_	•			\dashv	1		\top	\top	†	$^{+}$	†		\exists			470		
	UMK107 △ 561□Z	RoHS		\top	•	•			\dashv	\top	\top	\top	\top	t	†	†					560	1	
	UMK107 △ 681 □ Z	RoHS		\top	ŏ	_		\Box	\dashv	\top	\top	\top	\top	t	\top	†					680	1	
	UMK107 △821□Z	RoHS			_	•			\neg	1		\top		t	\top	1					820	1	
	UMK107 △ 102□Z	RoHS			•	•			\neg	T		\top	\top		\top	T					1000	1	
	J	110110	_	1		_	_	ш									_				1000	1	

注:形名の△には温度特性、□には静電容量許容差記号が入ります。 △ Please specify the temperature characteristics code and □ the capacitance tolerance code.

梱包 PACKAGING

①最小受注单位数 Minimum Quantity

■袋づめ梱包 Bulk packaging

形式(EIA)	製品厚 <i>み</i> Thickness		標準数量 Standard						
Туре	mm(inch)	code	quantity [pcs]						
☐MK105(0402)	0.5(0.020)	V, W							
□VK105(0402)	0.5(0.020)	W							
□MK107(0603)	0.8(0.031)	Α							
_IVIK 107 (0603)	0.6(0.031)	Z							
□2K110(0504)	0.8(0.031)								
□2K110(0504)	0.6(0.024)	В							
□MK010(000E)	0.85(0.033)	D							
□MK212(0805)	1.25(0.049)	G							
□4K212(0805)	12(0805) 0.85(0.033) D								
□2K212(0805)	, , , , , , , , , , , , , , , , , , ,								
	0.85(0.033)	D	1000						
□MK316(1206)	1.15(0.045)	F							
□IVIN316(1206)	1.25(0.049)	G							
	1.6(0.063)	L							
	0.85(0.033)	D							
	1.15(0.045)	F							
□MK205(1010)	1.5(0.059)	Н							
□MK325(1210)	1.9(0.075)	N							
	2.0max(0.079)	Υ							
	2.5(0.098)	М							


■テーピング梱包 Taped packaging

形式(EIA) Type	製品厚み Thickness		Standard [p	数量 d quantity cs]
	mm(inch)	code	紙テープ paper	エンボステープ Embossed tape
☐MK042(01005)	0.2(0.008)	С	15000	_
☐MK063(0201)	0.3(0.012)	Р	15000	_
□2K096(0302)	0.3(0.012)	Р	10000	
□2N090(0302)	0.45(0.018)	K	10000	_
☐MK105(0402)	0.5(0.000)	V, W	10000	
□VK105(0402)	0.5(0.020)	W	10000	_
	0.45(0.018)	K	4000	_
□MK107(0603)	0.8(0.031)	Α	4000	
	0.6(0.031)	Z	4000	_
□0K110(0E04)	0.8(0.031)	Α	4000	_
□2K110(0504)	0.6(0.024)	В	4000	_
	0.45(0.018)	К	4000	_
☐MK212(0805)	0.85(0.033)	D	4000	_
	1.25(0.049)	G	_	3000
□4K212(0805)	0.85(0.033)	D	4000	_
□2K212(0805)	0.85(0.033)	D	4000	_
	0.85(0.033)	D	4000	_
	1.15(0.045)	F		0000
□MK316(1206)	1.25(0.049)	G		3000
	1.6(0.063)	L	_	2000
	0.85(0.033)	D		
	1.15(0.045)	F		0000
□MK00E(1010)	1.5(0.059)	Н		2000
□MK325(1210)	1.9(0.075)	N		
	2.0max(0.079)	Υ	_	2000
	2.5(0.098)	М	_	500
	1.9(0.075)	Υ	_	1000
□MK432(1812)	2.5(0.098)	М		500
	3.2(0.125)	U		500


②テーピング材質 Taping material

紙テープ

Card board carrier tape



エンボステープ Embossed Tane




チップ

Chip

③バルクカセット Bulk Cassette


チップ詰状態

Chip filled



105, 107, 212形状で個別対応致しますのでお問い合せ下さい。 Please contact any of our offices for accepting your requirement according to dimensions 0402, 0603, 0805.(inch)


③テーピング寸法 Taping dimensions 紙テープ Paper Tape (8mm幅) (0.315inches wide)



Туре	チッフ	『挿入部	挿入ピッチ	テープ厚み
(EIA)	Chip (Cavity	Insertion Pitch	Tape Thickness
	Α	В	F	Т
□MK042(01005)	0.25±0.04	0.45±0.04	2.0±0.04	0.45max.
_IVINO42(01003)	(0.010±0.002)	(0.018±0.002)	(0.079±0.002)	(0.018max.)
□MK063(0201)	0.37±0.06	0.67±0.06	52.0±0.05	0.45max.
_IVIKU03(U2U1)	(0.016±0.002)	(0.027±0.002)	(0.079±0.002)	(0.018max.)
	0.72±0.1	1.02±0.1	52.0±0.05	0.6max.(0.024max)
□2K096(0302)	(0.028±0.004)	(0.040±0.004)	(0.079±0.002)	0.45max.(0.018max)
☐MK105(0402)	0.65±0.15	1.15±0.15	52.0±0.05	0.8max.
□VK105(0402)	(0.026±0.004)	(0.045±0.004)	(0.079±0.002)	(0.031max.)
	1.0±0.2	1.8±0.2	4.0±0.1	1.1max.
□MK107(0603)	(0.039±0.008)	(0.071±0.008)	(0.157±0.004)	(0.043max.)
□2K110(0504)	1.15±0.2	1.55±0.2	4.0±0.1	1.0max.
	(0.045±0.008)	(0.061±0.008)	(0.157±0.004)	(0.039max.)
□MIX040/000E)				
□MK212(0805)	1.65±0.25	2.4±0.2		
□4K212(0805)	(0.065±0.008)	(0.094±0.008)	4.0±0.1	1.1max.
□2K212(0805)			(0.157±0.004)	(0.043max.)
	2.0±0.2	3.6±0.2	1	
□MK316(1206)	(0.079±0.008)	(0.142±0.008)		

Unit: mm(inch)


エンボステープ Embossed tape $(8mm ext{m})(0.315 inches wide)$



Туре	チッフ	[°] 挿入部	挿入ピッチ	テーフ	プ厚み
(EIA)	Chip cavity		Insertion Pitch	Tape Th	ickness
	Α	В	F	K	Т
□MK040(000E)	1.65±0.25	2.4±0.2			
□MK212(0805)	(0.065±0.008)	(0.094±0.008)			
□MK016/1006)	2.0±0.2	3.6±0.2	4.0±0.1	2.5max.	0.6max
□MK316(1206)	(0.079 ± 0.008)	(0.142±0.008)	(0.157±0.004)	(0.098max.)	(0.024max.)
□MK00E(4040)	2.8±0.2	3.6±0.2		3.4max.	
□MK325(1210)	(0.110±0.008)	(0.142±0.008)		(0.134max.)	

Unit: mm(inch)


エンボステープ Embossed tape (12mm幅) (0.472inches wide)




Туре	チップ挿入部		挿入ピッチ	テーフ	プ厚み
(EIA)	Chip cavity		Insertion Pitch	Tape Th	nickness
	Α	В	F	K	Т
□MK432(1812)	3.7±0.2 (0.146±0.008)	4.9±0.2 (0.193±0.008)	8.0±0.1 (0.315±0.004)	4.0max. (0.157max.)	0.6max. (0.024max.)

Unit: mm(inch)

④リーダー部/空部 Leader and Blank portion




⑤リール寸法 Reel size



⑥トップテープ強度 Top Tape Strength

トップテープのはがし力は下図矢印方向にて0.1~0.7Nとなります。 The top tape requires a peel-off force of 0.1~0.7N in the direction of the arrow as illustrated below.



Multilayer Ceramic Capacitor Chips

			Specific	ed Value			
It	tem	Temperature Com	pensating (Class 1)	High Permiti	vity (Class 2)	Test Methods and Remarks	
		Standard	High Frequency Type	Standard Note1	High Value		
1.Operating	Temperature	-55 to +125℃		B: −55 to +125°C	-25 to +85℃	High Capacitance Type BJ(X7R): −55~+125°C, BJ(X5R): −55~+8	
Range				F: -25 to +85℃		E(Y5U): -30~+85°C, F(Y5V): -30~+8	
2.Storage Range	Temperature	-55 to +125℃		B: −55 to +125°C F: −25 to +85°C	-25 to +85℃	High Capacitance Type BJ(X7R): -55~+125'C, BJ(X5R): -55~+8	
3.Rated Volta	ae	50VDC,25VDC,	16VDC	50VDC,25VDC	50VDC,35VDC,25VDC	E(Y5U): -30~+85°C, F(Y5V): -30~+8	
	3	16VDC	50VDC		16VDC,10VDC,6.3VDC 4DVC		
4.Withstandin	g Voltage	No breakdown or dam-	No abnormality	No breakdown or damag	ge	Applied voltage: Rated voltage×3 (Class 1)	
Between ter	rminals	age				Rated voltage×2.5 (Class 2) Duration: 1 to 5 sec. Charge/discharge current: 50mA max. (Class 1,2)	
5.Insulation R	lesistance	10000 MΩ min.	I	smaller.	$M\Omega_{\cdot\cdot},$ whichever is the	Applied voltage: Rated voltage Duration: 60±5 sec.	
6 Canacitano	e (Tolerance)	0.5 to 5 pF: ±0.25 pF	0.5 to 2 pF : ±0.1 pF	Note 5 B: ±10%, ±20%	B:±10%、±20%	Charge/discharge current: 50mA max. Measuring frequency:	
оодрания	, (coordinate)	1 to 10pF: ±0.5 pF 5 to 10 pF: ±1 pF 11 pF or over: ±5% ±10% 105TYPERA, SA, TA, UA only 0.5~2pF: ±0.1pF 2.2~20pF: ±5%	2.2 to 5.1 pF : ±5%	F: +80 %	F: -20%/+80%	Class1: $1 \text{MHz} \pm 10\% (\text{C} \le 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} > 1000 \text{pF})$ $1 \text{ k Hz} \pm 10\% (\text{C} > 1000 \text{pF})$ $1 \text{ class2}: 1 \text{ k Hz} \pm 10\% (\text{C} \le 10_{\mu}\text{F})$ $120 \text{Hz} \pm 10 \text{Hz} (\text{C} > 10_{\mu}\text{F})$ Measuring voltage: Note 4	
7.Q or Tangen	t of Loss Angle	Under 30 pF	Refer to detailed speci-	B: 2.5% max.(50V, 25V)	B: 2.5% max.	Multilayer:	
(tan δ)		: Q≥400 + 20C 30 pF or over : Q≥1000 C= Nominal capacitance	fication	F: 5.0% max. (50V, 25V)	F: 7% max. Note 4	$\label{eq:measuring frequency:} \begin{tabular}{ll} Measuring frequency: \\ Class1: 1 MHz\pm10%(C\le1000pF) \\ 1 k Hz\pm10%(C\le10$_{\mu}F) \\ Class2: 1 k Hz\pm10%(C\le10$_{\mu}F) \\ 120Hz\pm10Hz(C>10$_{\mu}F) \\ Measuring voltage: \\ Note 4 $	
3.Temperature Characteristic	(Without voltage	CK: 0±250 CJ: 0±120	CH: 0±60 RH: -220±60	B: ±10%(-25~85°C) F: +30 %(-25~85°C)	B: ±10% (-25~+85°C)	According to JIS C 5102 clause 7.12. Temperature compensating:	
of Capacitance	application)	CH: 0±60 CG: 0±30 PK: -150±250 PJ: -150±120 PH: -150±60 RK: -220±250 RJ: -220±120 RH: -220±60 SK: -330±250 SJ: -330±120 SH: -330±60 TK: -470±250 TJ: -470±120 TH: -470±60 UK: -750±250 UJ: -750±120 SL: +350 to -1000 (ppm/°C)	(ppm/C)	B(X7R): ±15% F(Y5V): +22 -82%	F:+30%/-80% (-25~+85°C) B(X7R, X5R): ±15% F(Y5V): +22%/-82%	Measurement of capacitance at 20°C and 85°C shall be may to calculate temperature characteristic by the follow equation. (C 85 - C 20) C 20 × ΔT × 10 6 (ppm/C) High permitivity: Change of maximum capacitance deviation in step 1 to Temperature at step 1: +20°C Temperature at step 2: minimum operating temperatur Temperature at step 3: +20°C (Reference temperature) Temperature at step 4: maximum operating temperatur Temperature at step 5: +20°C Reference temperature for X7R, X5R, Y5U and Y5V shall be +30°C	
).Resistance	to Flexure of	Appearance:	Appearance:	Appearance:	1	Warp: 1mm	
Substrate		No abnormality Capacitance change: Within ±5% or ±0.5 pF, whichever is larger.	No abnormality Capacitance change: Within±0.5 pF	No abnormality Capacitance change: B, BJ: Within ±12.5% F: Within ±30%		Testing board: glass epoxy-resin substrate Thickness: 1.6mm (063 TYPE : 0.8mm) The measurement shall be made with board in the bent posi Page	

Multilayer Ceramic Capacitor Chips

		Specifie	ed Value		
Item	Temperature Comp	pensating (Class 1)	High Permitti	vity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
10.Body Strength	_	No mechanical damage.	_	_	High Frequency Multilayer: Applied force: 5N Duration: 10 sec. Pressing jig Chip W L L W
11.Adhesion of Electrode	No separation or indicat				Applied force: 5N Duration: 30±5 sec. (01005, 0201, 0302 TYPE 2N Hooked jig R=05 Chip Cross-section
2.Solderability	At least 95% of terminal	electrode is covered by n	ew solder.		Solder temperature: 230±5°C Duration: 4±1 sec.
13.Resistance to soldering	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±2.5% Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Capacitance change: Within $\pm 7.5\%$ (B, BJ) : Within $\pm 20\%$ (F) tan δ : Initial value Note 4 Insulation resistance: Initial value : Withstanding voltage (between terminals): No abnormality		Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Solder temperature: 270±5°C Duration: 3±0.5 sec. Preheating conditions: 80 to 100°C, 2 to 5 min. or 5 to 10 min. 150 to 200°C, 2 to
14.Thermal shock	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±0.25pF Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Capacitance change: Within $\pm 7.5\%$ (B, BJ) Within $\pm 20\%$ (F) tan δ : Initial value Note 4 Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality		Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Conditions for 1 cycle: Step 1: Minimum operating temperature +0 / 3 °C 30±3 mi Step 2: Room temperature 2 to 3 mi Step 3: Maximum operating temperature +3 °C 30±3 mi Step 4: Room temperature 2 to 3 mi Number of cycles: 5 times Recovery after the test: 24±2 hrs (Class 1) 48±4 hrs (Class 2)
15.Damp Heat (steady state)	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5pF, whichever is larger. Q: C≧30 pF : Q≧350 10≦C<30 pF: Q≧275 +2.5C C<10 pF : Q≧200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within ±0.5pF, Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: 50 M Ω μ F or 1000 M Ω whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ:Within $\pm 12.5\%$ Note 4 $\tan \delta$: BJ: 5.0% max. F: 11.0% max. Insulation resistance: $50~\mathrm{M}\Omega~\mu\mathrm{F}$ or $1000~\mathrm{M}\Omega$ whichever is smaller. Note 5	Multilayer: Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 +224 hrs Recovery: Recovery for the following period under the state dard condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 +24 hrs Recovery: Recovery for the following period under the state dard condition after the removal from test chamber. 24±2 hrs (Class 1)

Multilayer Ceramic Capacitor Chips

		Specifie	ed Value		
Item	Temperature Com	pensating (Class 1)	High Permittivity (Class 2)		Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
6.Loading under Damp Heat	Appearance: No abnormality Capacitance change: Within ± 7.5% or ±0.75pF, whichever is larger. Q: C≥30 pF: Q≥200 C<30 pF: Q≥100 + 10C/3 C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: C≦2 pF: Within ±0.4 pF C>2 pF: Within ±0.75 pF C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: 25 M Ω μ F or 500 M Ω , whichever is the smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within±12.5% F: Within±30% Note 4 tans: BJ: 5.0%max. F: 11%max. Insulation resistance: 25 MΩ μF or 500 MΩ, whichever is the smaller. Note 5	According to JIS C 5102 Clause 9. 9. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature: 40±2'C Humidity: 90 to 95% RH Duration: 500 ⁺²⁴ / ₋₀ hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. (Class 1,2 Recovery: Recovery for the following period under the stand condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 60±2'C Humidity: 90 to 95% RH Duration: 500 ⁺²⁴ / ₋₀ hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. Recovery: 24±2 hrs of recovery under the standard co tion after the removal from test chamber.
7.Loading at High Temperature	Appearance: No abnormality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Q: C≥30 pF: Q≥350 10≤C<30 pF: Q≥275 +2.5C C<10 pF: Q≥200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ Note 4 tan δ : B: 4.0% max. F: 7.5% max. Insulation resistance: $50~\mathrm{M}\Omega~\mu\mathrm{F}$ or $1000~\mathrm{M}\Omega$, whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ Within $\pm 25\% \% \%$ F: Within $\pm 30\%$ Note 4 tan δ : BJ: 5.0% max. F: 11% max. Insulation resistance: $50 \text{ M}\Omega \mu \text{F}$ or $1000 \text{ M}\Omega$, whichever is smaller. Note 5	According to JIS C 5102 clause 9.10. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature:125±3°C(Class 1, Class 2: B, BJ(X7R)) 85±2°C (Class 2: BJ,F) Duration: 1000 + 48 hrs Applied voltage: Rated voltage×2 Note 6 Recovery: Recovery for the following period under the standard condition after the removal from test chamber. As for Ni product, thermal treatment shall be perforiprior to the recovery. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 125±3°C (Class 1) Duration: 1000 + 48 hrs Applied voltage: Rated voltage×2 Recovery: 24±2 hrs of recovery under the standard continuation of the performance of the standard continuation o

Note 1 For 105 type, specified in "High value".

Note 2 Thermal treatment (Multilayer): 1 hr of thermal treatment at 150 +0 /-10 °C followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement.

Note 3 Voltage treatment (Multilayer): 1 hr of voltage treatment under the specified temperature and voltage for testing followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement.

Note 4, 5 The figure indicates typical inspection. Please refer to individual specifications.

Note 6 Some of the parts are applicable in rated voltage×1.5. Please refer to individual specifications.

Note on standard condition: "standard condition" referred to herein is defined as follows: 5 to 35°C of temperature, 45 to 85% relative humidity, and 86 to 106kPa of air pressure.

When there are questions concerning measurement results: In order to provide correlation data, the test shall be conducted under condition of 20±2°C of temperature, 60 to 70% relative humidity, and 86 to 106kPa of air pressure.

Stages	Precautions	Technical considerations
1. Circuit Design	Verification of operating environment, electrical rating and performance 1. A malfunction in medical equipment, spacecraft, nuclear reactors, etc. may cause serious harm to human life or have severe social ramifications. As such, any capacitors to be used in such equipment may require higher safety and/or reliability considerations and should be clearly differentiated from components used in general purpose applications. Operating Voltage (Verification of Rated voltage) 1. The operating voltage for capacitors must always be lower than their rated values. If an AC voltage is loaded on a DC voltage, the sum of the two peak voltages should be lower than the rated value of the capacitor chosen. For a circuit where both an AC and a pulse voltage may be present, the sum of their peak voltages should also be lower than the capacitor's rated voltage. 2. Even if the applied voltage is lower than the rated value, the reliability of capacitors might be reduced if either a high frequency AC voltage or a pulse voltage having rapid rise time is present in the circuit.	
2.PCB Design	Pattern configurations (Design of Land-patterns) 1. When capacitors are mounted on a PCB, the amount of solder used (size of fillet) can directly affect capacitor performance. Therefore, the following items must be carefully considered in the design of solder land patterns: (1) The amount of solder applied can affect the ability of chips to withstand mechanical stresses which may lead to breaking or cracking. Therefore, when designing land-patterns it is necessary to consider the appropriate size and configuration of the solder pads which in turn determines the amount of solder necessary to form the fillets. (2) When more than one part is jointly soldered onto the same land or pad, the pad must be designed so that each component's soldering point is separated by solder-resist.	1.The following diagrams and tables show some examples of recommended patterns to prevent excessive solder amourts. (larger fillets which extend above the component end terminations) Examples of improper pattern designs are also shown. (1) Recommended land dimensions for a typical chip capacitor land patterns for PCBs Land pattern Chip capacitor Chip capacitor Chip capacitor Chip capacitor W Recommended land dimensions for wave-soldering (unit: mm) Type 107 212 316 325 L 1.6 2.0 3.2 3.2 Size W 0.8 51.25 1.6 2.5 A 0.8~1.0 1.0~1.4 1.8~2.5 1.8~2.5 B 0.5~0.8 0.8~1.5 0.8~1.7 0.8~1.7 C 0.6~0.8 0.9~1.2 1.2~1.6 1.8~2.5
		Recommended land dimensions for reflow-soldering (unit: mm)
		Type 042 063 105 107 212 316 325 432
		Size L 0.4 0.6 1.0 1.6 2.0 3.2 3.2 4.5
		W 0.2 0.3 0.5 0.8 51.25 1.6 2.5 3.2 A 0.15~0.25 0.20~0.30 0.45~0.55 0.6~0.8 0.8~1.2 1.8~2.5 1.8~2.5 2.5~3.5 B 0.10~0.20 0.20~0.30 0.40~0.50 0.6~0.8 0.8~1.2 1.0~1.5 1.0~1.5 1.5~1.8 C 0.15~0.30 0.25~0.40 0.45~0.55 0.6~0.8 0.9~1.6 1.2~2.0 1.8~3.2 2.3~3.5
		Excess solder can affect the ability of chips to withstand mechanical stresses. Therefore, please take proper precautions when designing land-patterns.
		Type 212 (4 circuits)

b c d

1.0

0.5~0.6 0.55~0.65 0.15~0.25 0.5~0.6 0.3~0.4 0.15~0.25

0.64

0.45

Stages	Precautions		Technical consider	rations
2.PCB Design		(2) Examples of	of good and bad solder applicatio	n
		Items	Not recommended	Recommended
		Mixed mounting of SMD and leaded components	Lead wire of component	Solder-resist
		Component placement close to the chassis	Chassis Solder(for grounding)	Solder-resist
		Hand-soldering of leaded components near mounted components	Lead wire of component- Soldering iron	Solder-resist
		Horizontal component placement		Solder-resist
	Pattern configurations (Capacitor layout on panelized [breakaway] PC boards) 1. After capacitors have been mounted on the boards, chips can	1		acitor layout; SMD capacitors should be esses from board warp or deflection.
	be subjected to mechanical stresses in subsequent manufac-		Not recommended	Recommended
	turing processes (PCB cutting, board inspection, mounting of additional parts, assembly into the chassis, wave soldering the reflow soldered boards etc.) For this reason, planning pattern configurations and the position of SMD capacitors should be carefully performed to minimize stress.	Deflection of the board		Position the component at a right angle to the direction of the mechanical stresses that are anticipated.
	, ·	of mechanical	•	pard, it should be noted that the amount ng on capacitor layout. The example n.
		Perforati	on C Slit Magnitude of stress A	D O O O O O O O O O O O O O O O O O O O
		the capacitors	can vary according to the meth	ns, the amount of mechanical stress on od used. The following methods are ssful: push-back, slit, V-grooving, and ut must also consider the PCB splitting

Stages	Precautions		Technical consider	ations
3.Considerations for automatic placement	Adjustment of mounting machine 1. Excessive impact load should not be imposed on the capacitors when mounting onto the PC boards. 2. The maintenance and inspection of the mounters should be conducted periodically.	capacitors, caus before lowering (1)The lower limit board after corre (2)The pick-up pre (3)To reduce the a supporting pins	sing damage. To avoid this, the fi the pick-up nozzle: of the pick-up nozzle should be a ecting for deflection of the board. essure should be adjusted betwee mount of deflection of the board ca	on 1 and 3 N static loads. aused by impact of the pick-up nozzle, or
			Not recommended	Recommended
		Single-sided mounting	Cracks	Supporting pin—
		Double-sided mounting	Sidder peeling Cracks	Supporting pin
		cracking of the o	capacitors because of mechanicating of the width between the align	e nozzle height can cause chipping or al impact on the capacitors. To avoid ment pin in the stopped position, and pin should be conducted periodically.
	Selection of Adhesives 1. Mounting capacitors with adhesives in preliminary assembly, before the soldering stage, may lead to degraded capacitor characteristics unless the following factors are appropriately checked; the size of land patterns, type of adhesive, amount applied, hardening temperature and hardening period. Therefore, it is imperative to consult the manufacturer of the adhesives on proper usage and amounts of adhesive to use.	shrinkage perce on the capacitors to the board mat should be noted (1)Required adhest a. The adhesive sholder process. b. The adhesive sto.	ntage of the adhesive and that of s and lead to cracking. Moreover, y adversely affect component pla in the application of adhesives.	kness consistency.
		g. The adhesive sh	nust not be contaminated. hould have excellent insulation changed hould not be toxic and have no en	
			ded amount of adhesives is as fol	•
		Figure	212/316 case size	s as examples
		а	0.3mm	•
		b	100 ~120	0 μm
		С	Adhesives should no	t contact the pad
		Amour a a	nt of adhesive A	ofter capacitors are bonded

Stages	Precautions	Technical considerations
4. Soldering	Selection of Flux 1. Since flux may have a significant effect on the performance of capacitors, it is necessary to verify the following conditions prior to use; (1)Flux used should be with less than or equal to 0.1 wt% (equivelent to chroline) of halogenated content. Flux having a strong acidity content should not be applied. (2)When soldering capacitors on the board, the amount of flux applied should be controlled at the optimum level. (3)When using water-soluble flux, special care should be taken to properly clean the boards.	1-1. When too much halogenated substance (Chlorine, etc.) content is used to activate the flux, or highly acidic flux is used, an excessive amount of residue after soldering may lead to corrosion of the terminal electrodes or degradation of insulation resistance on the surface of the capacitors. 1-2. Flux is used to increase solderability in flow soldering, but if too much is applied, a large amount of flux gas may be emitted and may detrimentally affect solderability. To minimize the amount of flux applied, it is recommended to use a flux-bubbling system. 1-3. Since the residue of water-soluble flux is easily dissolved by water content in the air, the residue on the surface of capacitors in high humidity conditions may cause a degradation of insulation resistance and therefore affect the reliability of the components. The cleaning methods and the capability of the machines used should also be considered carefully when selecting water-soluble flux.
	Soldering Temperature, time, amount of solder, etc. are specified in accordance with the following recommended conditions.	1-1. Preheating when soldering Heating: Ceramic chip components should be preheated to within 100 to 130°C of the soldering. Cooling: The temperature difference between the components and cleaning process should not be greater than 100°C. Ceramic chip capacitors are susceptible to thermal shock when exposed to rapid or concentrated heating or rapid cooling. Therefore, the soldering process must be conducted with great care so as to prevent malfunction of the components due to excessive thermal shock.
	And please contact us about peak temperature when you use lead-free paste.	Recommended conditions for soldering [Reflow soldering] Temperature profile Temperature Temperature (C) Preheating 230 **Ceramic chip components should be preheated to within 100 to 130°c of the soldering. **Assured to be reflow soldering for 2 times. Caution 1. The ideal condition is to have solder mass (fillet) controlled to 1/2 to 1/3 of the thickness of the capacitor, as shown below:
		2. Because excessive dwell times can detrimentally affect solderability, soldering duration should be kept as close to recommended times as possible. [Wave soldering] Temperature profile Temperature (C) (Pb free soldering) Temperature (C) (Pb free soldering)
		Caution 1. Make sure the capacitors are preheated sufficiently. 2. The temperature difference between the capacitor and melted solder should not be greater than 100 to 130°C 3. Cooling after soldering should be as gradual as possible. 4. Wave soldering must not be applied to the capacitors designated as for reflow soldering only.

Stages	Precautions	Technical considerations
4. Soldering		[Hand soldering] Temperature profile Temperature (°C) (Pb free soldering) Temperature (°C) (Pb free soldering) Temperature (°C) (Pb free soldering) 400 400 400 400 400 400 400 4
5.Cleaning	Cleaning conditions 1. When cleaning the PC board after the capacitors are all mounted, select the appropriate cleaning solution according to the type of flux used and purpose of the cleaning (e.g. to remove soldering flux or other materials from the production process.) 2. Cleaning conditions should be determined after verifying, through a test run, that the cleaning process does not affect the capacitor's characteristics.	1. The use of inappropriate solutions can cause foreign substances such as flux residue to adhere to the capacitor or deteriorate the capacitor's outer coating, resulting in a degradation of the capacitor's electrical properties (especially insulation resistance). 2. Inappropriate cleaning conditions (insufficient or excessive cleaning) may detrimentally affect the performance of the capacitors. (1)Excessive cleaning In the case of ultrasonic cleaning, too much power output can cause excessive vibration of the PC board which may lead to the cracking of the capacitor or the soldered portion, or decrease the terminal electrodes' strength. Thus the following conditions should be carefully checked; Ultrasonic output Below 20 W/& Ultrasonic frequency Below 40 kHz Ultrasonic washing period 5 min. or less
6.Post cleaning processes	1. With some type of resins a decomposition gas or chemical reaction vapor may remain inside the resin during the hardening period or while left under normal storage conditions resulting in the deterioration of the capacitor's performance. 2. When a resin's hardening temperature is higher than the capacitor's operating temperature, the stresses generated by the excess heat may lead to capacitor damage or destruction. The use of such resins, molding materials etc. is not recommended.	
7.Handling	Breakaway PC boards (splitting along perforations) 1. When splitting the PC board after mounting capacitors and other components, care is required so as not to give any stresses of deflection or twisting to the board. 2. Board separation should not be done manually, but by using the appropriate devices. Mechanical considerations 1. Be careful not to subject the capacitors to excessive mechanical shocks. (1) If ceramic capacitors are dropped onto the floor or a hard surface, they should not be used. (2) When handling the mounted boards, be careful that the mounted components do not come in contact with or bump against other boards or components.	

Stages	Precautions	Technical considerations
3.Storage conditions	Storage 1. To maintain the solderability of terminal electrodes and to keep the packaging material in good condition, care must be taken to control temperature and humidity in the storage area. Humidity should especially be kept as low as possible. Recommended conditions Ambient temperature Below 40°C Humidity Below 70% RH The ambient temperature must be kept below 30°C. Even under ideal storage conditions capacitor electrode solderability decreases as time passes, so should be used within 6 months from the time of delivery. Ceramic chip capacitors should be kept where no chlorine or sulfur exists in the air. 2. The capacitance value of high dielectric constant capacitors (type 2 &3) will gradually decrease with the passage of time, so this should be taken into consideration in the circuit design. If such a capacitance reduction occurs, a heat treatment of	If the parts are stored in a high temperature and humidity environment, problems suc as reduced solderability caused by oxidation of terminal electrodes and deterioration of taping/packaging materials may take place. For this reason, components should be use within 6 months from the time of delivery. If exceeding the above period, please chec solderability before using the capacitors.