

Quad, 12-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DAC

Data Sheet **[AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf)**

FEATURES

+5 V to ±15 V operation Unipolar or bipolar operation ±1 LSB maximumINL error, ±1 LSB maximumDNL error Guaranteed monotonic over temperature Double-buffered inputs Asynchronous CLRto zero scale/midscale Operating temperature range: −40°C to +125°C iCMOSprocess technology

APPLICATIONS

Industrial automation Closed-loop servo control, process control Automotive test and measurement Programmable logic controllers

GENERAL DESCRIPTION

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) is a quad, 12-bit, serial input, voltage output digital-to-analog converter (DAC) fabricated on Analog Devices, Inc., *i*CMOS[®] process technology¹ that offers guaranteed monotonicity and integral nonlinearity (INL) of ±1 LSB maximum.

Output voltage swing is set by two reference inputs, V_{REFP} and VREFN. The DAC offers a unipolar positive output range when

the V_{REFN} input is set to 0 V and the V_{REFP} input is set to a positive voltage. A similar configuration with V_{REFP} at 0 V and V_{REFN} at a negative voltage provides a unipolar negative output range.

Bipolar outputs are configured by connecting both VREFP and VREFN to nonzero voltages. This method of setting output voltage ranges has advantages over the bipolar offsetting methods because it is not dependent on internal and external resistors with different temperature coefficients.

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) uses a serial interface that operates at clock rates up to 30 MHz and is compatible with DSP and microcontroller interface standards. The asynchronous CLR function clears all DAC registers to a user-selectable zero-scale or midscale output.

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) is available in 16-lead SSOP, 20-lead SSOP, and 16-lead SOIC packages. It can be operated from a wide variety of supply and reference voltages with supplies ranging from single $+5$ V to \pm 15 V, and references ranging from $+2.5$ V to ±10 V. Power dissipation is less than 240 mW with ±15 V supplies and only 30 mW with a +5 V supply. Operation is specified over the temperature range of −40°C to +125°C.

A similar device, also available from Analog Devices is th[e AD5725,](http://www.analog.com/AD5725?doc=AD5726.pdf) which is a quad, 12-bit, parallel input, unipolar/ bipolar, voltage output DAC.

¹ For analog systems designers within industrial/instrumentation equipment OEMs who need high performance ICs at higher voltage levels, *i*CMOS is a technology platform that enables the development of analog ICs capable of 30 V and operating at ±15 V supplies while allowing dramatic reductions in power consumption and package size, and increased ac and dc performance.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5726.pdf&product=AD5726&rev=C)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700©2007–2013 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

REVISION HISTORY

6/08—Rev. A to Rev. B

1/08—Rev. 0 to Rev. A

4/07—Revision 0: Initial Version

SPECIFICATIONS

 $AV_{DD} = +5 V \pm 5\%, AV_{SS} = 0 V$ or $-5 V \pm 5\%, V_{REFP} = +2.5 V$, $V_{REFN} = 0 V$ or $-2.5 V$, $R_{LOAD} = 2 k\Omega$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted. $^{\mathrm{l}}$

Table 1.

¹ All supplies can be varied $\pm 5\%$ and operation is guaranteed. Device is tested with AV_{DD} = 4.75 V.

² For single-supply operation (V $_{\tt REFN}$ = 0 V, AV $_{\tt SS}$ = 0 V), due to internal offset errors, INL and DNL are measured beginning at Code 0x005.

³ Guaranteed by design and characterization, not production tested.

⁴ Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

 AV_{DD} = +15 V ± 5%, AV_{SS} = -15 V ± 5%, V_{REFP} = +10 V, V_{REFN} = -10 V, R_{LOAD} = 2 k Ω . All specifications T_{MIN} to T_{MAX} , unless otherwise noted.¹

Table 2.

 1 All supplies can be varied \pm 5% and operation is guaranteed.

 2 Guaranteed by design and characterization, not production tested.

 3 Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

AC PERFORMANCE CHARACTERISTICS

 $AV_{DD} = +5 V \pm 5\%$ or +15 V $\pm 5\%$, $AV_{SS} = -5 V \pm 5\%$ or 0 V or $-15 V \pm 5\%$, $GND = 0 V$, $V_{REFP} = +2.5 V$ or $+10 V$, $V_{REFN} = -2.5 V$ or 0 V or -10 V, R_{LOAD} = 2 k Ω . All specifications T_{MIN} to T_{MAX}, unless otherwise noted.¹

Table 3.

¹ Guaranteed by design and characterization, not production tested.

TIMING CHARACTERISTICS

 $AV_{DD} = +15$ V or +5 V, $AV_{SS} = -15$ V or -5 V or 0 V, $GND = 0$ V; $V_{REFP} = +10$ V or $+2.5$ V; $V_{REFN} = -10$ V or -2.5 V or 0 V, $R_{LOAD} = 2$ k Ω , C_L = 200 pF. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.^{1,2}

Table 4.

1 Guaranteed by design and characterization, not production tested. 2 All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

Timing Diagrams

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25\degree C$, unless otherwise noted. Transient currents up to 100 mA do not cause SCR latch-up.

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 5. 16-Lead SSOP and 16-Lead SOIC Pin Configuration Figure 6. 20-Lead SSOP Pin Configuration

Table 7. Pin Function Descriptions

06469-009

06469-010

06469-011

Figure 12. Maximum INL Error vs. VREFP

06469-017

TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot is shown i[n Figure 7.](#page-8-1)

Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot is shown in [Figure 8.](#page-8-2)

Monotonicity

A DAC is monotonic if the output either increases or remains constant for increasing digital input code. Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) is monotonic over its full operating temperature range.

Full-Scale Error

Full-scale error is a measure of the output error when full-scale code is loaded to the DAC register. Ideally, the output should be V_{REFP} - 1 LSB. Full-scale error is expressed in LSBs. A plot of full-scale error vs. temperature is shown i[n Figure 13.](#page-9-0)

Zero-Scale Error

Zero-scale error is the error in the DAC output voltage when 0x0000 (straight binary coding) is loaded to the DAC register. Ideally, the output voltage should be VREFN. A plot of zero-scale error vs. temperature is shown i[n Figure 14.](#page-9-1)

Zero-Scale Error Temperature Coefficient

Zero-scale error temperature coefficient is a measure of the change in zero-scale error with a change in temperature. Zeroscale error temperature coefficient is expressed in ppm FSR/°C.

Output Voltage Settling Time

Output voltage settling time is the amount of time it takes for the output to settle to a specified level for a full-scale input change.

Slew Rate

The slew rate of a device is a limitation in the rate of change of the output voltage. The output slewing speed of a voltageoutput DAC converter is usually limited by the slew rate of the amplifier used at its output. Slew rate is measured from 10% to 90% of the output signal and is given in $V/\mu s$.

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus.

Power Supply Sensitivity

Power supply sensitivity indicates how the output of the DAC is affected by changes in the power supply voltage.

Analog Crosstalk

Analog crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC while monitoring another DAC. It is expressed in decibels.

Major Code Transition Glitch Impulse

Major code transition glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state, but the output voltage remains constant. It is normally specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major code transition (0x7FF to 0x800 and 0x800 to 0x7FF). Se[e Figure 23.](#page-10-0)

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) is a quad, 12-bit, serial input, unipolar/bipolar voltage output DAC. It operates from single-supply voltages of $+5$ V to $+15$ V or dual-supply voltages of \pm 5 V to \pm 15 V. The four outputs are buffered and capable of driving a 2 kΩ load. Data is written to the [AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) in a 16-bit word format via a 3-wire serial interface.

DAC ARCHITECTURE

Each of the four DACs is a voltage switched, high impedance (50 kΩ), R-2R ladder configuration. Each 2R resistor is driven by a pair of switches that connect the resistor to either V_{REFP} or V_{REFN} .

OUTPUT AMPLIFIERS

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) features buffered analog voltage outputs capable of sourcing and sinking up to 5 mA when operating from ±15 V supplies, eliminating the need for external buffer amplifiers in most applications while maintaining specified accuracy over the rated operating conditions. The output amplifiers are short-circuit protected. The designer should verify that the output load meets the capabilities of the device, in terms of both output current and load capacitance. Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) is stable with capacitive loads up to 2 nF typically. However, any capacitance load increases the settling time and should be minimized if speed is a concern.

The output stage includes a P-channel MOSFET to pull the output voltage down to the negative supply. This is very important in single-supply systems where V_{REFN} usually has the same potential as the negative supply. With no load, the zero-scale output voltage in these applications is less than 500 µV typically, or less than 1 LSB when $V_{REFP} = 2.5$ V. However, when sinking current, this voltage increases because of the finite impedance of the output stage. The effective value of the pull-down resistor in the output stage is typically 320 Ω. With a 100 kΩ resistor connected to 5 V, the resulting zero-scale output voltage is 16 mV. Thus, the best single-supply operation is obtained with the output load connected to ground, so the output stage does not have to sink current.

Like all amplifiers, th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) output buffers generate voltage noise, 5 nV/ \sqrt{Hz} typically. This is easily reduced by adding a simple RC low-pass filter on each output.

REFERENCE INPUTS

The two reference inputs of th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) allow a great deal of flexibility in circuit design. The user must take care, however, to observe the minimum voltage input levels on $\rm V_{REFP}$ and $\rm V_{REFN}$ to maintain the accuracy shown in the data sheet. These input voltages can be set anywhere across a wide range within the supplies, but must be a minimum of 2.5 V apart in any case (se[e Figure 24\)](#page-12-4). A wide output voltage range can be obtained with ±5 V references that can be provided by th[e AD588](http://www.analog.com/AD588?doc=AD5726.pdf) as shown in [Figure 26.](#page-14-3) Many applications utilize the DACs to

synthesize symmetric bipolar waveforms, which require an accurate, low drift bipolar reference. The AD588 provides both voltages and needs no external components. Additionally, the part is trimmed in production for 12-bit accuracy over the full temperature range without user calibration.

Figure 24. Output Voltage Range Programming

When driving the reference input, it is important to note that VREFP both sinks and sources current, and that the input currents of both are code dependent. Many voltage reference products have limited current sinking capabilities and must be buffered with an amplifier to drive V_{REFP} to maintain overall system accuracy. The input, V_{REFN} , however, has no such requirement.

For a single 5 V supply, V_{REFP} is limited to 2.5 V at the most, and must always be at least 2.5 V less than the positive supply to ensure linearity of the device. For these applications, the [AD780](http://www.analog.com/AD780?doc=AD5726.pdf) is an excellent low drift 2.5 V reference. It works well with th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) in a single 5 V system, as shown i[n Figure 28.](#page-15-2)

It is recommended that the reference inputs be bypassed with 0.2 μ F capacitors when operating with \pm 10 V references. This limits the reference bandwidth.

VREFP Input Requirements

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) uses a DAC switch driver circuit that compensates for different supplies, reference voltages, and digital code inputs. This ensures that all DAC ladder switches are always biased equally, ensuring excellent linearity under all conditions. Thus, as indicated in the specifications, the VREFP input of th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) requires both sourcing and sinking current capability from the reference voltage source. Many positive voltage references are intended as current sources only and offer little sinking capability. The user should consider references such as the [AD584](http://www.analog.com/AD584?doc=AD5726.pdf)[, AD586,](http://www.analog.com/AD586?doc=AD5726.pdf) [AD587](http://www.analog.com/AD587?doc=AD5726.pdf)[, AD588](http://www.analog.com/AD588?doc=AD5726.pdf)[, AD780,](http://www.analog.com/AD780?doc=AD5726.pdf) an[d REF43](http://www.analog.com/REF43?doc=AD5726.pdf) for such an application.

SERIAL INTERFACE

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) is controlled over a versatile 3-wire serial interface that operates at clock rates up to 30 MHz and is compatible with SPI, OSPI™, MICROWIRE™, and DSP standards.

Input Shift Register

The input shift register is 16 bits wide. Data is loaded into the device MSB first as a 16-bit word under the control of a serial clock input, SCLK. The input register consists of two address bits, two don't care bits, and 12 data bits as shown i[n Table 10.](#page-13-1) The timing diagram for this operation is shown i[n Figure 2.](#page-5-1)

When CS is low, the data presented to the input, SDIN, is shifted MSB first into the internal shift register on the rising edge of SCLK. Once all 16 bits of the serial data-word have been input, the load control $\overline{\text{LDAC}}$ is strobed, and the word is latched onto the internal data bus. The two address bits are decoded and used to route the 12-bit data-word to the appropriate DAC data register.

Operation of CS and SCLK

The $\overline{\text{CS}}$ and SCLK pins are internally fed to the same logical OR gate and, therefore, require careful attention during a load cycle to avoid clocking in false data bits. As shown in the timing diagram in [Figure 2,](#page-5-1) SCLK must be halted high, or CS must be brought high, during the last high portion of SCLK following the rising edge that clocked in the last data bit. Otherwise, an additional rising edge is generated by $\overline{\text{CS}}$ rising while SCLK is low, causing CS to act as the clock and allowing a false data bit into the input shift register. The same must also be considered for the beginning of the data load sequence.

Coding

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) uses binary coding. The output voltage can be calculated from the following equation:

$$
V_{OUT} = V_{REFN} + \frac{\left(V_{REFP} - V_{REFN}\right) \times D}{4096}
$$

where D is the digital code in decimal.

Table 10. Input Register Format

LoadDAC (LDAC)

When asserted, the $\overline{\text{LDAC}}$ pin is an asynchronous, active low, digital input that transfers the contents of the input register to the internal data bus, updating the addressed DAC output. New data must not be programmed to th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) while the LDAC pin is low.

CLR and CLRSEL

The CLR control allows the user to perform an asynchronous clear function. Asserting CLR loads all four DAC registers, forcing the DAC outputs to either zero scale (0x000) or midscale (0x800), depending on the state of CLRSEL as shown i[n Table 8.](#page-13-2) The CLR function is asynchronous and independent of CS. When $\overline{\text{CLR}}$ returns high, the DAC outputs remain at the clear value until LDAC is strobed, reloading the individual DAC registers with either the data held in the input register prior to the clear or with new data loaded through the serial interface.

Table 8. CLR/CLRSEL Truth Table

Table 9. DAC Address Word Decode Table

APPLICATIONS INFORMATION

POWER-UP SEQUENCE

To prevent CMOS latch-up conditions, powering AV_{DD}, AV_{SS}, and GND prior to any reference voltages is recommended. The ideal power-up sequence is GND, AVss, AVDD, VREFP, VREFN, and the digital inputs. Noncompliance with the power-up sequence over an extended period can elevate the reference currents and eventually damage the device. On the other hand, if the noncompliant power-up sequence condition is as short as a few milliseconds, the device can resume normal operation without damage once AV_{DD}/AV_{SS} are powered up.

REFERENCE CONFIGURATION

Output voltage ranges can be configured as either unipolar or bipolar, and within these choices, a wide variety of options exists. The unipolar configuration can be either a positive (as shown i[n Figure 25\)](#page-14-4) or a negative voltage output. The bipolar configuration can be either symmetrical (as shown in [Figure 26\)](#page-14-3) or nonsymmetrical.

Figure 26. Symmetrical Bipolar Operation

[Figure 26 \(](#page-14-3)symmetrical bipolar operation) shows th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) configured for ±10 V operation. See th[e AD688](http://www.analog.com/AD688?doc=AD5726.pdf) data sheet for a full explanation of the reference operation.

Adjustments may not be necessary for many applications because the AD688 is a very high accuracy reference. However, if additional adjustments are required, adjust th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) fullscale first. Begin by loading the digital full-scale code (0xFFF). Then, modify the gain adjust potentiometer to attain a DAC output voltage of 9.9976 V. Next, alter the balance adjust to set the midscale output voltage to 0.000 V.

The 0.2 µF bypass capacitors shown at their reference inputs in [Figure 26](#page-14-3) should be used whenever ±10 V references are used. Applications with single references or references to \pm 5 V may not require the 0.2 μ F bypassing. The 6.2 Ω resistor in series with the output of the reference amplifier keeps the amplifier from oscillating with the capacitive load. This has been found to be large enough to stabilize this circuit. Larger resistor values are acceptable if the drop across the resistor does not exceed a V_{BE} . Assuming a minimum V_{BE} of 0.6 V and a maximum current of 2.75 mA, the resistor should be under 200 Ω for the loading of a singl[e AD5726.](http://www.analog.com/AD5726?doc=AD5726.pdf)

Using two separate references is not recommended. Having two references may cause different drifts with time and temperature, whereas with a single reference, most drifts track.

Unipolar positive full-scale operation can usually be set by a reference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a +10 V full-scale output, the circuit can be configured as shown in [Figure 25.](#page-14-4) In this configuration, the full-scale value is first set by adjusting the 10 kΩ resistor for a full-scale output of 9.9976 V.

[Figure 27](#page-14-5) shows th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) configured for −10 V to 0 V operation. A[n ADR01](http://www.analog.com/ADR01?doc=AD5726.pdf) an[d OP1177](http://www.analog.com/OP1177?doc=AD5726.pdf) are configured to produce a −10 V output that is connected directly to V_{REFP} for the reference voltage.

Single 5 V Supply Operation

For operation with a 5 V supply, the reference voltage should be set between 1.0 V and 2.5 V for optimum linearit[y. Figure 28](#page-15-2) shows a[n AD780](http://www.analog.com/AD780?doc=AD5726.pdf) used to supply a 2.5 V reference voltage. The headroom of the reference and DAC are both sufficient to support a +5 V supply with ±5 V tolerance.

POWER SUPPLY BYPASSING AND GROUNDING

In any circuit where accuracy is important, careful consideration to the power supply and ground return layout helps to ensure the rated performance. Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) has a single ground pin that is internally connected to the digital section as the logic reference level. The user's first instinct may be to connect this pin to the digital ground; however, in large systems, the digital ground is often noisy because of the switching currents of other digital circuitry. Any noise introduced at the ground pin could couple into the analog output. Thus, to avoid error-causing digital noise in the sensitive analog circuitry, the ground pin should be connected to the system analog ground.

The ground path (circuit board trace) should be as wide as possible to reduce any effects of parasitic inductance and ohmic drops. A ground plane is recommended if possible. The noise immunity of the on-board digital circuitry, typically in the hundreds of millivolts, is well able to reject the common-mode noise typically seen between system analog and digital grounds. Finally, connect the analog and digital ground to each other at a single point in the system to provide a common reference. This connection is preferably done at the power supply.

Good grounding practice is essential to maintain analog performance in the surrounding analog support circuitry as well. With two reference inputs and four analog outputs capable of moderate bandwidth and output current, there is a significant potential for ground loops. Again, a ground plane is recommended as the most effective solution to minimize errors due to noise and ground offsets.

Th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) should have ample supply bypassing located as close to the package as possible. Recommended capacitor values are 10 µF in parallel with 0.1 µF. The 0.1 µF capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

GALVANICALLY ISOLATED INTERFACE

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. Isocouplers provide voltage isolation in excess of 2.5 kV. The serial loading structure of th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) makes it ideal for isolated interfaces because the number of interface lines is kept to a minimum. [Figure 29](#page-15-3) shows a 4-channel isolated interface connected to th[e AD5726](http://www.analog.com/AD5726?doc=AD5726.pdf) using a[n ADuM1400.](http://www.analog.com/ADuM1400?doc=AD5726.pdf)

MICROPROCESSOR INTERFACING

Microprocessor interfacing to the [AD5726 i](http://www.analog.com/AD5726?doc=AD5726.pdf)s via a serial bus that uses standard protocol compatible with microcontrollers and DSP processors. The communications channel is a 3-wire interface (minimum) consisting of a clock signal, a data signal, and a synchronization signal. The [AD5726 r](http://www.analog.com/AD5726?doc=AD5726.pdf)equires a 16-bit data-word with data valid on the falling edge of SCLK.

For all the interfaces, the DAC output update can be done automatically when all the data is clocked in, or it can be done under the control of LDAC.

MC68HC11 Interface

[Figure 30 s](#page-16-1)hows an example of a serial interface between the [AD5726 a](http://www.analog.com/AD5726?doc=AD5726.pdf)nd the MC68HC11 microcontroller. The serial peripheral interface (SPI) on the MC68HC11 is configured for master mode (MSTR = 1); clock polarity bit (CPOL = 0), and the clock phase bit (CPHA $=$ 1). The SPI is configured by writing to the SPI control register (SPCR); see the 68HC11 User Manual. SCK of the MC68HC11 drives the SCLK of th[e AD5726,](http://www.analog.com/AD5726?doc=AD5726.pdf) the MOSI output drives the serial data line (SDIN) of the [AD5726.](http://www.analog.com/AD5726?doc=AD5726.pdf) The CS is driven from one of the port lines, in this case, PC7.

When data is being transmitted to the $AD5726$, the \overline{CS} line (PC7) is taken low and data is transmitted MSB first. Data appearing on the MOSI output is valid on the falling edge of SCK. Eight falling clock edges occur in the transmit cycle; thus, to load the required 16-bit word, PC7 is not brought high until the second 8-bit word has been transferred to the input shift register of the DAC.

8xC51 Interface

The [AD5726 r](http://www.analog.com/AD5726?doc=AD5726.pdf)equires a clock synchronized to the serial data. For this reason, the 8xC51 must be operated in Mode 0. In this mode, serial data is transferred through RxD, and a shift clock is output on TxD.

P3.3 and P3.4 are bit-programmable pins on the serial port and are used to drive CS and LDAC, respectively. The 8Cx51 provides the LSB of its SBUF register as the first bit in the data stream. The user must ensure that the data in the SBUF register is arranged correctly because the DAC expects MSB first. When data is to be transmitted to the DAC, P3.3 is taken low. Data on RxD is clocked out of the microcontroller on the rising edge of TxD and is valid on the falling edge. As a result, no glue logic is required between this DAC and the microcontroller interface.

The 8xC51 transmits data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Because the DAC expects a 16-bit word, CS (P3.3) must be left low after the first eight bits are transferred. After the second byte has been transferred, the P3.3 line is taken high. The DAC can be updated using $\overline{\text{LDAC}}$ via P3.4 of the 8xC51.

PIC16C6x/PIC16C7x Interface

The PIC16C6x/PIC16C7x synchronous serial port (SSP) is configured as an SPI master with the clock polarity bit set to 0. This is accomplished by writing to the synchronous serial port control register (SSPCON). See the PIC16/17 Microcontroller User Manual. In this example, I/O Port RA1 is used to pulse CS and enable the serial port of the [AD5726.](http://www.analog.com/AD5726?doc=AD5726.pdf) This microcontroller transfers only eight bits of data during each serial transfer operation; therefore, two consecutive write operations are needed. [Figure 32 s](#page-16-2)hows the connection diagram.

Blackfin® DSP Interface

[Figure 33 s](#page-16-3)hows how th[e AD5726 c](http://www.analog.com/AD5726?doc=AD5726.pdf)an be interfaced to the Analog Devices Blackfin DSP. The Blackfin processor has an integrated SPI port that can be connected directly to the SPI pins of the [AD5726.](http://www.analog.com/AD5726?doc=AD5726.pdf) It also has programmable I/O pins that can be used to set the state of a digital input such as the LDAC pin.

OUTLINE DIMENSIONS

03-27-2007-B

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. COMPLIANT TO JEDEC STANDARDS MS-013-AA

> Figure 36. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body $(RW-16)$

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

1 Z = RoHS Compliant Part.

NOTES

©2007–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06469-0-10/13(C)

www.analog.com

Rev. C | Page 20 of 20