ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification

1998 Aug 04

IC24 Data Handbook



74ALVCH16843

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- MULTIBYTETM flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- All data inputs have bus hold
- Output drive capability 50Ω transmission lines @ 85°C

DESCRIPTION

The 74ALVCH16843 has two 9-bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE), clear (n $\overline{\text{CLR}}$), preset (nPRE) and output enable (nOE) control gates.

When $n\overline{OE}$ is LOW, the data in the registers appear at the outputs. When nOE is HIGH, the outputs are in the high impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.

The 74ALVCH16843 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

PIN CONFIGURATION

1CLR 1 56 1LE 10E 2 55 1PRE 100 3 544 1D0 GND 4 533 GND 101 5 52 1D1 102 6 51 1D2 Vcc 7 50 Vcc 103 49 1D3 104 9 48 1D4 105 GND 11 46 GND 11 46 GND 104 9 48 1D4 105 GND 11 46 GND 11 46 GND 104 12 45 1D6 107 13 441 1D7 108 20 20 20 201 201 20 20 202 16 411 2D1 202 10 38 2D3 203 19 38 2D5 Vcc 22 35 Vcc				
10E 2 55 1PRE 1Q0 3 54 1D0 GND 4 53 GND 1Q1 5 52 1D1 1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 <		\square	٦	
1Q0 3 54 1D0 GND 4 53 GND 1Q1 5 52 1D1 1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 <	1 CLR	1	56	1LE
GND 4 53 GND 1Q1 5 52 1D1 1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 422 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND	1 0E	2	55	1PRE
$ \begin{bmatrix} 1 & Q_1 \\ 5 \\ 6 \\ 6 \\ 51 \\ 1D_2 \\ V_{CC} \\ 7 \\ 50 \\ V_{CC} \\ 1Q_3 \\ 8 \\ 49 \\ 1D_3 \\ 1D_4 \\ 1D_4 \\ 1D_4 \\ 1D_4 \\ 1D_4 \\ 1D_5 \\ GND \\ 11 \\ 46 \\ GND \\ 11 \\ 46 \\ GND \\ 11 \\ 46 \\ GND \\ 10_6 \\ 12 \\ 45 \\ 1D_6 \\ 10_7 \\ 13 \\ 44 \\ 1D_7 \\ 10_8 \\ 14 \\ 43 \\ 1D_8 \\ 2Q_0 \\ 15 \\ 42 \\ 2D_0 \\ 2Q_1 \\ 16 \\ 41 \\ 2D_1 \\ 2D_2 \\ GND \\ 18 \\ 39 \\ GND \\ 2Q_2 \\ 17 \\ 40 \\ 2D_2 \\ GND \\ 18 \\ 39 \\ GND \\ 2Q_3 \\ 19 \\ 38 \\ 2D_3 \\ 2D_4 \\ 2Q_5 \\ 21 \\ 36 \\ 2D_5 \\ V_{CC} \\ 2Q_6 \\ 23 \\ 34 \\ 2D_6 \\ 2D_7 \\ GND \\ 2Q_8 \\ 26 \\ 31 \\ 2D_8 \\ 2$	1Q ₀	3	54	1D ₀
1Q2 6 51 1D2 VCC 7 50 VCC 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	GND	4	53	GND
Vcc 7 50 Vcc 1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	1Q ₁	5	52	1D ₁
1Q3 8 49 1D3 1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 20E 27 30 2PRE	1Q2	6	51	1D ₂
1Q4 9 48 1D4 1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2Q6 27 30 2PRE	V _{CC}	7	50	V _{CC}
1Q5 10 47 1D5 GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 33 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	1Q3	8	49	1D ₃
GND 11 46 GND 1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2Q6 23 34 2D6 2Q8 26 31 2D8 20E 27 30 2PRE	1Q4	9	48	1D ₄
1Q6 12 45 1D6 1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 15 42 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2Q6 23 34 2D6 2Q8 26 31 2D8 2Q8 26 31 2D8 2Q8 26 31 2D8 2Q8 26 31 2D8	1Q ₅	10	47	1D ₅
1Q7 13 44 1D7 1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	GND	11	46	GND
1Q8 14 43 1D8 2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	1Q ₆	12	45	1D ₆
2Q0 15 42 2D0 2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q6 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	1Q7	13	44	1D ₇
2Q1 16 41 2D1 2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	1Q ₈	14	43	1D ₈
2Q2 17 40 2D2 GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	2Q ₀	15	42	2D ₀
GND 18 39 GND 2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	2Q ₁	16	41	2D ₁
2Q3 19 38 2D3 2Q4 20 37 2D4 2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	2Q ₂	17	40	2D ₂
2Q4 20 37 2D4 2Q5 21 36 2D5 Vcc 22 35 Vcc 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	GND	18	39	GND
2Q5 21 36 2D5 VCC 22 35 VCC 2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	2Q ₃	19	38	2D ₃
V _{CC} 22 35 V _{CC} 2Q ₆ 23 34 2D ₆ 2Q ₇ 24 33 2D ₇ GND 25 32 GND 2Q ₈ 26 31 2D ₈ 2OE 27 30 2PRE	2Q ₄	20	37	2D ₄
2Q6 23 34 2D6 2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	2Q ₅	21	36	2D ₅
2Q7 24 33 2D7 GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	V _{CC}	22	35	V _{CC}
GND 25 32 GND 2Q8 26 31 2D8 2OE 27 30 2PRE	2Q ₆	23	34	2D ₆
2Q ₈ 26 31 2D ₈ 2OE 27 30 2PRE	2Q ₇	24	33	2D ₇
20E 27 30 2PRE	GND	25	32	GND
	2Q ₈	26	31	2D ₈
2 <u>CLR</u> 28 29 2LE	2 0E	27	30	2PRE
	2 CLR	28	29	2LE
		L		
SH00143				SH00143

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIO	NS	TYPICAL	UNIT
tour /tour	Propagation delay nDn to nQn	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$	2.2 2.1	ns	
t _{PHL} /t _{PLH}	Propagation delay nLE to nQn	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$	2.3 2.0	ns	
Cl	Input capacitance		5.0	pF	
C _{PD}	Power dissipation capacitance per buffer	$V_1 = GND$ to V_{CC}^{1}	transparent mode Output enabled Output disabled	17 3	pF
			Clocked mode Output enabled Output disabled	19 9	4

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where: } f_{i} = \text{input frequency in MHz; } C_{L} = \text{output load capacitance in pF;}$ $f_{o} = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) = \text{sum of outputs.}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DRAWING NUMBER
56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II	–40°C to +85°C	74ALVCH16843 DGG	ACH16843 DGG	SOT364-1

74ALVCH16843

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	1CLR	Clear input (active LOW)
2	1 0E	Output enable input (active LOW)
55	1PRE	Preset input (active LOW)
56	1LE	Latch enable input (active HIGH)
54, 52, 51, 49, 48, 47, 45, 44, 43	1D0 to 1D8	Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14	1Q0 to 1Q8	Data outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage
27	2 0E	Output enable input (active LOW)
28	2CLR	Clear input (active LOW)
29	2LE	Latch enable input (active HIGH)
30	2PRE	Preset input (active LOW)
42, 41, 40, 38, 37, 36, 34, 33, 31	2D0 to 2D8	Data inputs
15, 16, 17, 19, 20, 21, 23, 24, 26	2Q0 to 2Q8	Data outputs

FUNCTION TABLE

			OUTPUT		
nPRE	nCLR	nOE	LE	D _X	Q
L	Х	L	Х	Х	Н
Н	L	L	Х	Х	L
Н	Н	L	Н	L	L
Н	Н	L	Н	Н	Н
Н	Н	L	Н	X	Q ₀
Х	Х	Н	Н	Х	Z


H L X Z HIGH voltage level =

LOW voltage level =

= Don't care


High impedance "off" state =

LOGIC SYMBOL




74ALVCH16843





BUS HOLD CIRCUIT



1 OE 2 Þ EN4 1PRE 56 S2 1CLR R3 1LE 56-C1 2<u>0E</u> 27 EN8 2PRE 30 S6 2<u>CLR</u> 28 $\[\]$ R7 2LE 29-C5 1D 1D₀ 54 2, 3, 4 abla3 1Q₀ 1D₁ 52 1Q₁ 5 1D₂ 51-1Q₂ 6 1D3 49 8 1Q3 1D₄ 48-9 1Q₄ 1D₅ 47 10 1Q₅ 1D₆ 45-1Q₆ 12 1D₇ 44 13 1Q₇ 1D₈ 43-14 1Q₈ 2D₀ 42. 5D 6, 7, 8 V 15 2Q₀ 2D₁ 41-16 2Q1 2D₂ 40-17 2Q₂ 2Q3 $2D_3$ 19 38-20 2Q4 2D₄ 37-21 2Q₅ 2D5 36 2Q₆ 23 2D₆ 34 24 2Q7 2D7 33-26 2Q8 2D₈ 31-SH00145

LOGIC SYMBOL (IEEE/IEC)

74ALVCH16843

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
\/	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	v
V _{CC}	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	
VI	DC Input voltage range		0	V _{CC}	V
V _O	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V ₁ < 0	-50	mA
V ₁ DC input voltage		For control pins ²	-0.5 to +4.6	v
VI	DC input voltage	For data inputs ²	–0.5 to V _{CC} +0.5	v
I _{OK}	DC output diode current	$V_{O} > V_{CC} \text{ or } V_{O} < 0$	±50	mA
V _O	DC output voltage	Note 2	–0.5 to V _{CC} +0.5	V
Ι _Ο	DC output source or sink current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
Ртот	Power dissipation per package -plastic medium-shrink (SSOP) -plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTE:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ALVCH16843

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				UNIT			
SYMBOL	PARAMETER	TEST CONDITIONS	Temp =				
			TYP ¹	MAX	1		
		V _{CC} = 2.3 to 2.7V	1.7	1.2			
VIH	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0	1.5		1 ~	
M		V _{CC} = 2.3 to 2.7V		1.2	0.7		
VIL	LOW level Input voltage	V _{CC} = 2.7 to 3.6V		1.5	0.8	1 ~	
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = -100 μ A	V _{CC} -0.2	V _{CC}		\square	
		V_{CC} = 2.3V; V_{I} = V_{IH} or V_{IL} ; I_{O} = -6mA	V _{CC} -0.3	V _{CC} -0.08		1	
		V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = -12mA	V _{CC} -0.6	V _{CC} -0.26		1	
V _{OH}	HIGH level output voltage	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12mA$	V _{CC} -0.5	V _{CC} -0.14		1 ~	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12mA$	V _{CC} -0.6	V _{CC} -0.09		1	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24mA$	V _{CC} -1.0	V _{CC} -0.28		1	
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		GND	0.20	V	
		V_{CC} = 2.3V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 6mA		0.07	0.40	V	
V _{OL}	LOW level output voltage	V_{CC} = 2.3V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 12mA		0.15	0.70		
		V_{CC} = 2.7V; V_I = V_{IH} or V_{IL} ; I_O = 12mA		0.14	0.40	l v	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 24mA$		0.27	0.55	1	
I _I	Input leakage current	$V_{CC} = 2.3 \text{ to } 3.6\text{V};$ $V_{I} = V_{CC} \text{ or GND}$		0.1	5	μ/	
I _{OZ}	3-State output OFF-state current	V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; V_O = V_{CC} or GND		0.1	10	μ/	
I _{CC}	Quiescent supply current	V_{CC} = 2.3 to 3.6V; V_{I} = V_{CC} or GND; I_{O} = 0		0.2	40	μA	
ΔI_{CC}	Additional quiescent supply current	V_{CC} = 2.3V to 3.6V; V_{I} = V_{CC} – 0.6V; I_{O} = 0		150	750	μA	
I _{BHL} ²	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_{I} = 0.7V$	45	-		μ/	
DUL		$V_{CC} = 3.0V; V_I = 0.8V$	75	150		- Pu	
I _{BHH} ²	Bus hold HIGH sustaining current	$V_{CC} = 2.3V; V_I = 1.7V$	-45	475		μ/	
I2	Bus hold LOW overdrive current	$V_{CC} = 3.0V; V_{I} = 2.0V$ $V_{CC} = 3.6V$	-75 500	-175		<u> </u>	
I _{BHLO} ² I _{BHHO} ²	Bus hold HIGH overdrive current	$v_{CC} = 3.6V$ $V_{CC} = 3.6V$	-500			μA μA	

NOTES:

1. All typical values are at $T_{amb} = 25^{\circ}C$. 2. Valid for data inputs of bus hold parts.

74ALVCH16843

AC CHARACTERISTICS FOR V_{CC} = 2.3V TO 2.7V RANGE

 $GND = 0V; t_r = t_f \le 2.0ns; C_L = 30pF$

SYMBOL	PARAMETER	WAVEFORM	V	UNIT		
			MIN	TYP ¹	MAX	1
	Propagation delay nDn to nQn	1, 6	1.0	2.2	4.3	
+ / +	Propagation delay nLE to nQn	2, 6	1.0	2.3	4.6	
t _{PHL} /t _{PLH}	Propagation delay nPRE to nQn	1,6	1.0	2.5	4.8	ns
	Propagation delay nCLR to nQn	1,6	1.0	2.5	4.8	1
t _{PZH} /t _{PZL}	3-State output enable time nOE to nQn	5, 6	1.0	2.8	5.8	ns
t _{PHZ} /t _{PLZ}	3-State output disable time nOE to nQn	5, 6	1.1	2.2	4.3	ns
ts∪	Set-up time nDn to nLE	3, 6	0.5	-0.1	-	ns
t _h	Hold time nDn to nLE	3, 6	0.9	0.5	-	ns
	nLE pulse width HIGH	2, 6	1.5	0.5	-	
t _W	nPRE pulse width LOW	4, 6	1.5	0.5	-	ns
	nCLR pulse width LOW	4, 6	1.5	0.5	-	1
t	Recovery time nPRE to nLE	4, 6	0.5	1.1	-	
t _{REM}	Recovery time nCLR to nLE	4,6	0.5	1.0	-	ns

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC CHARACTERISTICS FOR V_{CC} = 3.0V TO 3.6V RANGE AND V_{CC} = 2.7V

 $GND = 0V; t_r = t_f \le 2.5ns; C_L = 50pF$

				LIMITS						
SYMBOL	PARAMETER	WAVEFORM	Vc	c = 3.3 ± 0	.3V	\ \	V _{CC} = 2.7	/	UNIT	
			MIN	TYP ^{1, 2}	MAX	MIN	TYP ¹	MAX	1	
	Propagation delay nDn to nQn	1, 6	1.0	2.1	3.5	1.0	2.3	4.0		
t _{PHL} /t _{PLH}	Propagation delay nLE to nQn	2, 6	1.0	2.0	3.5	1.0	2.1	3.9	ne	
^{(PHL/(PLH}	Propagation delay nPRE to nQn	1, 6	1.0	2.2	3.8	1.0	2.6	4.5	ns	
	Propagation delay nCLR to nQn	1, 6	1.0	2.3	3.9	1.0	2.5	4.3		
t _{PZH} /t _{PZL}	3-State output enable time nOE to nQn	5, 6	1.0	2.5	4.4	1.0	3.0	5.3	ns	
t _{PHZ} /t _{PLZ}	3-State output disable time nOE to nQn	5, 6	1.3	2.6	4.0	1.3	2.8	4.4	ns	
t _{SU}	Set-up time nDn to nLE	3, 6	0.5	0.0	-	0.5	-0.3	-	ns	
t _h	Hold time nDn to nLE	3, 6	0.9	0.5	-	0.9	0.5	-	ns	
	nLE pulse width HIGH	2, 6	1.5	0.5	-	1.5	0.5	-		
t _W	nPRE pulse width LOW	4, 6	1.5	0.5	-	1.5	0.6	-	ns	
	nCLR pulse width LOW	4, 6	1.5	0.5	-	1.5	0.5	-	1	
tanu	Recovery time nPRE to nLE	4, 6	1.0	0.4	-	0.8	-0.2	-	ns	
t _{REM}	Recovery time nCLR to nLE	4, 6	0.8	0.2	-	0.6	-0.4	-	115	

NOTES:

1. All typical values are measured T_{amb} = 25°C.

2. Typical value is measured at $V_{CC} = 3.3V$

74ALVCH16843


AC WAVEFORMS FOR V_{CC} = 2.3V TO 2.7V AND V_{CC} < 2.3V RANGE

 $V_{M}^{-} = 0.5 V$ $V_{X} = V_{OL} + 0.15V$ $V_{Y} = V_{OH} - 0.15V$ $V_{OL} \text{ and } V_{OH} \text{ are the typical output voltage drop that occur with the output load.}$ $V_{I} = V_{CC}$


AC WAVEFORMS FOR V_{CC} = 3.0V TO 3.6V AND V_{CC} = 2.7V RANGE

 $\begin{array}{l} V_M = 1.5 \ V \\ V_X = V_{OL} + 0.3 V \\ V_Y = V_{OH} - 0.3 V \\ V_{OL} \ \text{and} \ V_{OH} \ \text{are the} \end{array}$


 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load. $V_{I} = 2.7V$




Waveform 1. Data input (Dn) to output (Qn), clear input (CLR) to output (Qn) and preset input (PRE) to output (Qn) propagation delay




Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delay



Waveform 3. Data set-up and hold times for the Dn input to the LE input




Waveform 4. Clear (CLR) and preset (PRE) pulse width, the clear (CLR) and preset (PRE) to latch (LE) removal time



Waveform 5. 3-State enable and disable times


74ALVCH16843

TEST CIRCUIT



Waveform 6. Load circuitry for switching times

74ALVCH16843



74ALVCH16843

NOTES

74ALVCH16843

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 07-98 9397-750-04562

Let's make things better.



PHILIPS