

5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz)

Precision Edge[®] SY89430V



Precision Edge®

■ 5V and 3.3V power supply options

- 50MHz to 950MHz differential PECL outputs
- ±25ps peak-to-peak output jitter
- Minimal frequency over-shoot
- Synthesized architecture
- Serial 3 wire interface
- Parallel interface for power-on
- Internal quartz reference oscillator driven by quartz
- Applications note (AN-07) for ease of design-ins
- Available in 28-pin PLCC and SOIC packages

■ Advanced communications


■ High-performance computing

■ Other high-performance processor-based


DESCRIPTION

The SY89430V is a general purpose, synthesized clock source targeting applications that require both serial and parallel interfaces. Its internal VCO will operate over a range of frequencies from 400MHz to 950MHz. The differential PECL output can be configured to be the VCO frequency divided by 1, 2, 4 or 8. With the output configured to divide the VCO frequency by 2, and with a 16MHz external quartz crystal used to provide the reference frequency, the output frequency can be specified in 1MHz steps.

PACKAGE/ORDERING INFORMATION



-Pin PLCC (J28-1)




28-Pin SOIC (Z28-1)

Ordering Information⁽¹⁾


Part Number	Package Operating Type Range		Package Marking	Lead Finish
SY89430VJC	J28-1	Commercial	SY89430VJC	Sn-Pb
SY89430VJCTR ⁽²⁾	J28-1	Commercial	SY89430VJC	Sn-Pb
SY89430VZC	Z28-1	Commercial	SY89430VZC	Sn-Pb
SY89430VZCTR ⁽²⁾	Z28-1	Commercial	SY89430VZC	Sn-Pb
SY89430VJZ ⁽³⁾	J28-1	Commercial	SY89430VJZ with Pb-Free bar line indicator	Matte-Sn Pb-Free
SY89430VJZTR ^(2, 3)	J28-1	Commercial	SY89430VJZ with Pb-Free bar line indicator	Matte-Sn Pb-Free
SY89430VZH ⁽³⁾	Z28-1	Commercial	SY89430VZH with Pb-Free bar line indicator	NiPdAu Pb-Free
SY89430VZHTR ^(2, 3)	Z28-1	Commercial	SY89430VZH with Pb-Free bar line indicator	NiPdAu Pb-Free

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC Electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package is recommended for new designs.



DETAILED BLOCK DIAGRAM



Pin numbers reference PLCC pinout.

These pins form an oscillator when connected to an external crystal. The crystal is series resonant. See "AN-07" for Crystal Interface Guideline.

This TTL pin loads the configuration latches with the contents of the shift registers. The latches will be transparent when this signal is HIGH; thus, the register data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation.

This TTL pin is the input to the serial configuration shift

This TTL pin clocks the serial configuration shift registers. On the rising edge of this signal, data from S_{DATA} is sampled.

This TTL pin loads the configuration latches with the contents of the parallel inputs. The latches will be transparent when this signal is LOW; thus, the parallel data must be stable on the LOW-to-HIGH transition of /P_LOAD for proper operation.

These TTL pins are used to configure the PLL loop divider. They are sampled on the LOW-to-HIGH transition of /P_LOAD. M[8] is the MSB, M[0] is the LSB. The binary count on the M pins equates to the divide-by value for the PLL.

These TTL pins are used to configure the output divider modulus. They are sampled on the LOW-to-HIGH transition

Output Division
2
4
8
1

OUTPUTS

FOUT, FOUT

These differential positive-referenced ECL signals (PECL) are the output of the synthesizer.

TEST

The function of this TTL output is determined by the serial configuration bits T[2:0].

POWER

VCC₁

This is the positive supply for the chip and is normally connected to +3.3V or +5.0V.

VCC_OUT

This is the positive reference for the PECL outputs, FOUT and /FOUT. It is constrained to be less than or equal to VCC1.

VCC QUIET

This is the positive supply for the PLL and should be as noise-free as possible for low-jitter operation.

GND

These pins are the negative supply for the chip and are normally all connected to ground.

OTHER

LOOP FILTER

This is an analog I/O pin that provides the loop filter for the PLL.

LOOP_REF

This is an analog I/O pin that provides a reference voltage for the PLL.

		256	128	64	32	16	8	4	2	1
	M Count	М8	М7	М6	M5	М4	М3	M2	M1	MO
	200	0	1	1	0	0	1	0	0	0
	201	0	1	1	0	0	1	0	0	1
	202	0	1	1	0	0	1	0	1	0
	203	0	1	1	0	0	1	0	1	1
		•						•	•	
•		•	•	•	•	•	•	•	•	
•		•						•	•	
	472	1	1	1	0	1	1	0	0	0
	473	1	1	1	0	1	1	0	0	1
	474	1	1	1	0	1	1	0	1	0
	475	1	1	1	0	1	1	0	1	1

FUNCTIONAL DESCRIPTION

The internal oscillator uses the external quartz crystal as the basis of its frequency reference. The output of the reference oscillator is divided by eight before being sent to the phase detector. With a 16MHz crystal, this provides a reference

The VCO within the PLL operates over a range of 400–950MHz. Its output is scaled by a divider that is configured by either the serial or parallel interfaces. The output of this loop divider is also applied to the phase detector.

The phase detector and loop filter force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve loop lock. External loop filter components are utilized to allow for optimal

The output of the VCO is also passed through an output divider before being sent to the PECL output driver. The output divider is configured through either the serial or the parallel interfaces and can provide one of four divider ratios (1, 2, 4 or 8). This divider extends the performance of the part while providing a 50% duty cycle.

The output driver is driven differentially from the output divider and is capable of driving a pair of transmission lines $\Omega \quad \text{CC-2volts. The positive reference for the output driver is provided by a dedicated power pin) to reduce noise induced jitter.}$

The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0] inputs to configure the internal counters. Normally, upon system reset, the P_LOAD input is held LOW until some time after power becomes valid. With S_LOAD held LOW, on the LOW-to-HIGH transition of P_LOAD , the parallel inputs are captured. The parallel interface has priority over the serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs to reduce component count.

The serial interface logic is implemented with a 14-bit shift register scheme. The register shifts once per rising edge of the S_CLOCK input. The serial input S_DATA must meet set-up and hold timing as specified in the AC parameters section of this data sheet. With $\overline{P_LOAD}$ held HIGH, the configuration latches will capture the value in the shift register on the HIGH-to-LOW edge of the S_LOAD input. See the programming section for more information.

The TEST output reflects various internal node values and is controlled by the T[2:0] bits in the serial data stream. See the programming subsection of this data sheet for more information.

PROGRAMMING INTERFACE

Programming the device is accomplished by properly configuring the internal dividers to produce the desired frequency at the outputs. The output frequency can be represented by this formula:

$$FOUT = \frac{FXTAL}{8} \times \frac{M}{N}$$

is the crystal frequency, M is the loop divider modulus, and N is the output divider modulus. Note that it is possible to select values of M such that the PLL is unable to achieve loop lock. To avoid this, always make sure that M is $\leq \leq 510$ for a 16MHz input reference.


M[8:0] and N[1:0] are normally specified once at power-on, through the parallel interface, and then possibly again through the serial interface. This approach allows the designer to bring up the application at one frequency and then change or finetune the clock, as the ability to control the serial interface becomes available. To minimize transients in the frequency domain, the output should be varied in the smallest step size

	TEST	FOUT / FOUT
	Data Out – Last Bit SR	FVCO ÷ N
	HIGH	FVCO ÷ N
	FREF	FVCO ÷ N
	M Counter Output	FVCO ÷ N
	FOUT	FVCO ÷ N
	LOW	FVCO ÷ N
	S_clock ÷ M	S_clock ÷ N
	FOUT ÷ 4	FVCO ÷ N

The TEST output provides visibility for one of several internal nodes (as determined by the T[1:0] bits in the serial configuration stream). It is not configurable through the parallel interface. Although it is possible to select the node that represents FOUT, the TTL output may not be able to toggle fast enough for some of the higher output frequencies. The T2, T1, T0 configuration latches are preset to 000 when P_LOAD is low, so that the FOUT outputs are as jitter-free as possible. The serial configuration port can be used to select one of the alternate functions for this pin.

The Test register is loaded with the first three bits, the N register with the next two and the M register with the final eight bits of the data stream on the S_DATA input. For each register the most significant bit is loaded first (T2, N1 and M8).

When T[2:0] is set to 100 the SY89430V is placed in PLL bypass mode. In this mode the S_CLOCK input is fed directly into the M and N dividers. The N divider drives the FOUT differential pair and the M counter drives the TEST output pin. In this mode the S_CLOCK input could be used for low speed board level functional test or debug. Bypassing the PLL and driving FOUT directly gives the user more control on the test clocks sent through the clock tree (See detailed Block Diagram). Because the S_CLOCK is a TTL level the input frequency is limited to 250MHz or less. This means the fastest the FOUT pin can be toggled via the S_CLOCK is 125MHz as the minimum divide ratio of the N counter is 2. Note that the M counter output on the TEST output will not be a 50% duty cycle due to the way the divider is implemented.



ABSOLUTE MAXIMUM RATINGS(1)

Param	eter	Value	Unit
Power Supply Voltag	е	-0.5 to +7.0	V
Input Voltage		-0.5 to +7.0	V
Output Source Continuous Surge		50 100	mA
Lead Temperature (s	oldering, 20sec.)	+260	°C
Storage Temperature)	-65 to +150	°C
Operating Temperatu	ıre	−0 to +75	°C

Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device

100H ECL DC ELECTRICAL CHARACTERISTICS

CC_QUIET CC_TTL = VCC_OUT = +3.3V to $+5.0V \pm 5\%$; TA = 0°C to +75°C

Parameter	Min.	Max.	Unit	Condition
Output HIGH Voltage	Vcc_out -1.075	Vcc_оит -0.830	V	50Ω to Vcc_out –2V
Output LOW Voltage	Vcc_оит -1.860	VCC_OUT -1.570	V	50Ω to Vcc_out –2V

TTL DC ELECTRICAL CHARACTERISTICS

CC_QUIET CC_TTL = VCC_OUT = +3.3V to $+5.0V \pm 5\%$; TA = 0°C to +75°C


	$TA = 0^{\circ}C$		TA = +25°C		TA = +75°C			
Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
Input HIGH Voltage	2.0	_	2.0	_	2.0	_	V	_
Input LOW Voltage	_	0.8	-	0.8	_	0.8	V	_
Input HIGH Current	_	50	_	50	_	50	μΑ	VIN = 2.7V
Input LOW Current	_	-0.6	_	-0.6	_	-0.6	mA	VIN = 0.5V
Input Clamp Voltage	_	-1.2	_	-1.2	_	-1.2	V	IIN = −12mA
Output HIGH Voltage	_	2.0	-	2.0	_	2.0	V	Iон = -2.0mA
Output LOW Voltage	_	0.5	_	0.5	_	0.5	V	IoL = 8mA
Output Short Circuit Current	-100 (Typ.)		–100 (Typ.)		-100	(Typ.)	mA	Vout = 0V
Supply Current	_	220	_	220	_	220	mA	5.0V ±5%
	0.91X of 5V Val.		0.91X of 5V Val.		0.91X of 5V Val.		mA	3.3V ±5%
Typical % of Icc1 Vcc1 Vcc_out		3% %		3% %	1	3% %		
VCC_QUIET VCC_TTL		l% l%		1% 1%	1	1% 1%		

AC ELECTRICAL CHARACTERISTICS


CC_QUIET CC_TTL = VCC_OUT = +3.3V to $+5.0V \pm 5\%$; TA = 0°C to +75°C


		Ta =	: 0°C	TA = +	·25°C	TA = +75°C			
Parame	eter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
Maximum Input Frequen	cy ⁽¹⁾ S_CLOCK Xtal Oscillator	_ 10	10 25	_ 10	10 25	_ 10	10 25	MHz	Fundamental Cyrstal
Maximum Output Freque	ency VCO (Internal) FOUT	400 50	950 950	400 50	950 950	400 50	950 950	MHz	
Maximum PLL Lock Time	е	_	10	_	10	_	10	ms	
Cycle-to-Cycle Jitter (Pe	ak-toPeak)	_	±25	_	±25	_	±25	ps	Test output static
Setup Time	S_DATA to S_CLOCK S_CLOCK to S_LOAD M, N to P_LOAD	20 20 20	_ _ _	20 20 20		20 20 20		ns	
	S_DATA to S_CLOCK S_CLOCK to S_LOAD M, N to P_LOAD	20 20 20	_ _ _	20 20 20	_ _ _	20 20 20	_ _ _	ns	
Minimum Pulse Width	S_LOAD P_LOAD	50 50	_	50 50	_	50 50	_ _	ns	
FOUT Duty Cycle		45	55	45	55	45	55	%	
Output Rise/Fall 20% to 80%	FOUT	100	500	100	500	100	500	ps	

10MHz is the maximum frequency to load the feedback divide registers. S_clock can be switched at high frequencies when used as a test clock in



28-PIN SOIC .300" WIDE (Z28-1)





MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.