#### SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D – JUNE 1992 – REVISED MAY 1997

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> <li>B-Port Outputs Have Equivalent 25-Ω</li> </ul>	SN54ABTH162260 SN74ABTH162260 . (TOP VI	DL PACKAGE
Series Resistors, So No External Resistors	OEA [ 1	56 ] OE2B
Are Required	LE1B 2	55 ] LEA2B
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design</li></ul>	2B3 [ 3	54 2B4
Significantly Reduces Power Dissipation	GND [ 4	53 GND
<ul> <li>ESD Protection Exceeds 2000 V Per</li></ul>	2B2 🛛 5	52 2B5
MIL-STD-883, Method 3015; Exceeds 200 V	2B1 🗌 6	51 2B6
Using Machine Model (C = 200 pF, R = 0)	V <sub>CC</sub> 🔲 7	50 V <sub>CC</sub>
<ul> <li>Latch-Up Performance Exceeds 500 mA Per</li></ul>	A1 [ 8	49 2B7
JEDEC Standard JESD-17	A2 [ 9	48 2B8
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	A3 10 GND 11 A4 12	47 2B9 46 GND 45 2B10
<ul> <li>High-Impedance State During Power Up and Power Down</li> </ul>	A4 L 12 A5 [ 13 A6 [ 14	44 2B11 43 2B12
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li></ul>	A7 [ 15	42   1B12
Minimizes High-Speed Switching Noise	A8 [ 16	41   1B11
<ul> <li>Flow-Through Architecture Optimizes PCB</li></ul>	A9 🛛 17	40 ] 1B10
Layout	GND 🔤 18	39 ] GND
<ul> <li>Bus Hold on Data Inputs Eliminates the</li></ul>	A10 [ 19	38   1B9
Need for External Pullup/Pulldown	A11 [ 20	37   1B8
Resistors	A12 [ 21	36   1B7
<ul> <li>Package Options Include Plastic 300-mil</li></ul>	V <sub>CC</sub> 22	35 V <sub>CC</sub>
Shrink Small-Outline (DL) Package and	1B1 23	34 1B6
380-mil Fine-Pitch Ceramic Flat (WD)	1B2 24	33 1B5
Package Using 25-mil Center-to-Center	GND 25	32 GND
Spacings	1B3 26	31 1B4
description	LE2B 27 SEL 28	30   LEA1B 29   OE1B

The 'ABTH162260 are 12-bit to 24-bit multiplexed D-type latches used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices are also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ( $\overline{OE1B}$ ,  $\overline{OE2B}$ , and  $\overline{OEA}$ ) inputs control the bus-transceiver functions. The  $\overline{OE1B}$  and  $\overline{OE2B}$  control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B-port outputs, which are designed to sink up to 12 mA, include equivalent  $25 \cdot \Omega$  series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

#### SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D – JUNE 1992 – REVISED MAY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162260 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162260 is characterized for operation from -40°C to 85°C.

#### **Function Tables**


		В	το	EB = H)		
		INP	UTS			OUTPUT
1B	2B	SEL	LE1B	LE2B	OEA	Α
н	Х	Н	Н	Х	L	Н
L	Х	Н	Н	Х	L	L
X	Х	Н	L	Х	L	A <sub>0</sub>
X	Н	L	Х	Н	L	Н
X	L	L	Х	Н	L	L
X	Х	L	Х	L	L	A <sub>0</sub>
Х	Х	Х	Х	Х	Н	Z

 $A TO B (\overline{OFA} = H)$ 

		INPUTS			OUTI	PUTS
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
н	Н	L	L	L	н	2B0
L	Н	L	L	L	L	2B0
н	L	Н	L	L	1B <sub>0</sub>	Н
L	L	Н	L	L	1B <sub>0</sub>	L
Х	L	L	L	L	1B <sub>0</sub>	2B <sub>0</sub>
Х	Х	Х	Н	Н	Z	Z
Х	Х	Х	L	Н	Active	Z
Х	Х	Х	Н	L	Z	Active
Х	Х	Х	L	L	Active	Active



SCBS240D - JUNE 1992 - REVISED MAY 1997



logic diagram (positive logic)

To 11 Other Channels



SCBS240D - JUNE 1992 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABTH162260 (A port) SN74ABTH162260 (A port)	0.5 V to 7 V 0.5 V to 5.5 V 
$B \text{ port}$ Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Package thermal impedance, $\theta_{JA}$ (see Note 2): DL package Storage temperature range, $T_{stg}$	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54ABTH	162260	SN74ABTH	162260	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage			8.0		0.8	V
VI	Input voltage		0	<i>‱</i> ∨cc	0	VCC	V
IOH	High-level output current		7	-24		-32	mA
	Low-level output current	A port	22	48		64	mA
IOL		B port	20	12		12	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCBS240D - JUNE 1992 - REVISED MAY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAF	RAMETER	TESTO			Γ <sub>A</sub> = 25°0	>	SN54ABTH	162260	SN74ABTH	162260	UNIT
PAP	AMETER	TESTC	ONDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN		
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		
VOH			I <sub>OH</sub> = -24 mA	2			2				V
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
			I <sub>OL</sub> = 48 mA			0.55		0.55			
VOL	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V
	B port		I <sub>OL</sub> = 12 mA			0.8		0.8		0.8	
V <sub>hys</sub>			•		100						mV
	Control inputs	$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or G				±1		±1		±1	۵
łı	A or B ports	$V_{CC} = 2.1 V to$ $V_I = V_{CC} or G$				±20		±20		±20	μA
ha in	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V					ME	100		
l(hold)	A OF B POILS	VCC = 4.5 V	V <sub>I</sub> = 2 V				4	42	-100		μA
IOZPU‡	:	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$				±50	UC7	±50		±50	μΑ
IOZPD <sup>‡</sup>	:	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to}$	0 0, 2.7 V, OE = X			±50	ROD	±50		±50	μA
IOZH§		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OF}}$	o 5.5 V, ≥ 2 V			10		10		10	μΑ
IOZL§		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$	o 5.5 V, ≥ 2 V			-10		-10		-10	μA
loff		V <sub>CC</sub> = 0,	VI or VO $\leq$ 4.5 V			±100				±100	μΑ
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50		50		50	μA
IO		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
	Outputs high					1.5		1.5		1.5	
ICC	Outputs low	V <sub>CC</sub> = 5.5 V, I				63		63		63	mA
	Outputs disabled	VI = V <sub>CC</sub> or G	ND			1		1		1	
∆ICC <sup>#</sup>		V <sub>CC</sub> = 5.5 V, C Other inputs at	Dne input at 3.4 V, V <sub>CC</sub> or GND			1		1.5		1	mA
Ci		V <sub>I</sub> = 2.5 V or 0	.5 V		3						pF
Co		$V_{0} = 2.5 \text{ V or}$	0.5 V		11.5						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> This parameter is characterized but not tested.

 $\$  The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS240D - JUNE 1992 - REVISED MAY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	SN54ABTH162260	SN74ABTH	162260	UNIT
		MIN	MAX	MIN 🔍 MAX	MIN	MAX	
tw	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3	3.3		ns
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B $\downarrow$	1.5		1.5	1.5		ns
th	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B $\downarrow$	1		1	1		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( T	CC = 5 V A = 25°C	', ;	SN54ABTH	1162260	SN74ABTH	1162260	UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	В	1.4	3.6	5.2	1.4	6.3	1.4	6.1	
<sup>t</sup> PHL	A	В	2.7	4.8	6.4	2.7	7.4	2.7	7.1	ns
<sup>t</sup> PLH	В	А	1.6	3.6	5.2	1.6	6.4	1.6	6	ns
<sup>t</sup> PHL	D	A	1.7	3.8	5.5	1.7	6.5	1.7	6.2	115
<sup>t</sup> PLH	15	А	1.8	3.9	5.3	1.8	6.6	1.8	6.3	ns
<sup>t</sup> PHL	LE	A	2.3	4.1	5.4	2.3	6.1	2.3	5.8	115
<sup>t</sup> PLH	15	В	1.6	3.7	5.4	1.6	6.4	1.6	6.1	
<sup>t</sup> PHL	LE	В	2.8	4.9	6.4	2.8	7.5	2.8	7.1	ns
<sup>t</sup> PLH		А	1.5	3.6	5	1.5	5.9	1.5	5.6	
<sup>t</sup> PHL	SEL (1B)	A	1.8	3.5	4.8	1.8	5.2	1.8	5	ns
<sup>t</sup> PLH		А	1.2	3.6	5.1	1.2	6.5	1.2	6.3	ns
<sup>t</sup> PHL	SEL (2B)	A	1.7	4	5.5	A 1.7	6.5	1.7	6.2	115
<sup>t</sup> PZH	ŌĒ	٨	1.1	3.5	5.2	1.1	6.5	1.1	6.3	ns
<sup>t</sup> PZL	OE	A	2.1	4.2	5.7	2.1	6.6	2.1	6.5	ns
<sup>t</sup> PZH		В	1	3.4	4.9	1	6.4	1	6.3	
<sup>t</sup> PZL	OE	В	2.9	5.5	6.8	2.9	8.3	2.9	8.2	ns
<sup>t</sup> PHZ		А	2.5	4.5	5.9	2.5	6.9	2.5	6.7	20
<sup>t</sup> PLZ	OE	A	1.8	3.4	4.8	1.8	5.6	1.8	5.2	ns
<sup>t</sup> PHZ	ŌĒ	В	2.1	4.4	5.7	2.1	7.7	2.1	7.5	
<sup>t</sup> PLZ	UE	D	1.7	3.9	5.4	1.7	6.3	1.7	6.2	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS240D - JUNE 1992 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABTH162260DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260	Samples
SN74ABTH162260DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM


10-Dec-2020


## PACKAGE MATERIALS INFORMATION

Texas **NSTRUMENTS** 

www.ti.com

#### **TAPE AND REEL INFORMATION**





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABTH162260DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABTH162260DLR	SSOP	DL	56	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

### TUBE




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABTH162260DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated