- BiCMOS Technology With Low Quiescent Power
- Open-Collector Outputs on A Bus, 3-State Outputs on B Bus
- Buffered Inputs
- Inverted Outputs
- Input/Output Isolation From V<sub>CC</sub>
- Controlled Output Edge Rates
- 64-mA Output Sink Current
- Output Voltage Swing Limited to 3.7 V
- SCR Latch-Up-Resistant BiCMOS Process and Circuit Design
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Package Options Include Plastic Small-Outline (M) Package and Standard Plastic (EN) DIP

#### (TOP VIEW) CLKAB [ 24 VCC SAB 7 2 23 CLKBA OEAB [] 3 22 SBA 21 OEBA A1 **1** 4 A2 **∏** 5 20 N B1 A3 **∏** 6 19 B2 A4 **∏** 7 18 **∏** B3 A5 ∏ 8 17 B4 16 B5 A6 **∏** 9 15 B6 A7 🛮 10 A8 **∏** 11 14**∏** B7 13 B8 GND [] 12

**EN OR M PACKAGE** 

### description

The CD74FCT653 is an octal bus transceiver and register with open-collector and 3-state outputs. It consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select real-time-data or stored-data transfer. The select-control circuitry eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored data and real-time data. A low input level selects real-time data, and a high input level selects stored data.

The device uses a small-geometry BiCMOS technology. The output state is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below  $V_{CC}$ . This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes  $V_{CC}$  bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 64 mA.

The CD74FCT653 is an inverting type, having open drains on the A output and 3-state outputs on the B side. Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals, regardless of the state of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The CD74FCT653 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






Figure 1. Bus-Management Functions




#### **FUNCTION TABLE**

		INPU <sup>*</sup>	TS			DATA	1/0†	OPERATION OR
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation <sup>‡</sup>
L	Н	1	1	Χ	Χ	Input	Input	Store A and B data
Х	Н	1	H or L	Χ	Х	Input	Unspecified§	Store A, hold B
Н	Н	1	1	χ§	Χ	Input	Output	Store A in both registers
L	Х	H or L	1	Χ	Х	Unspecified§	Input	Hold A, store B
L	L	1	1	Χ	χ§	Output	Input	Store B in both registers
L	L	Х	Х	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data output functions can be enabled or disabled by various level combinations at OEAB or OEBA. Data input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

## logic symbol¶




 $<sup>\</sup>P$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>&</sup>lt;sup>‡</sup> To prevent excess currents in the high-impedance (isolation) state, all I/O terminals should be terminated with 10 kΩ to 1 MΩ resistors.

<sup>§</sup> Select control = L (Clocks can occur simultaneously.)

Select control = H (Clocks must be staggered to load both registers.)

### logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

DC supply voltage range, V <sub>CC</sub>	0.5 V to 6 V
DC input clamp current, $I_{IK}$ ( $V_I < -0.5 \text{ V}$ )	–20 mA
DC output clamp current, I <sub>OK</sub> (V <sub>O</sub> < -0.5 V)	
DC output sink current per output pin, I <sub>OL</sub>	70 mA
DC output source current per output pin, I <sub>OH</sub>	
Continuous current through V <sub>CC</sub> , I <sub>CC</sub>	140 mA
Continuous current through GND	528 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): EN package	67°C/W
M package	46°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.



# CD74FCT653 BiCMOS OCTAL BUS TRANSCEIVER AND REGISTER WITH OPEN-COLLECTOR AND 3-STATE OUTPUTS

SCBS733 - REVISED JULY 2000

### recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
٧ <sub>I</sub>	Input voltage	0	VCC	V
٧o	Output voltage	0	VCC	V
loh	High-level output current		-15	mA
loL	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	0	70	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vac	T <sub>A</sub> = 2	25°C	MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	MAX			UNII
VIK	$I_{\parallel} = -18 \text{ mA}$	4.75 V		-1.2		-1.2	V
Voн	I <sub>OH</sub> = -15 mA	4.75 V	2.4		2.4		V
VOL	I <sub>OL</sub> = 64 mA	4.75 V		0.55		0.55	V
lį	$V_I = V_{CC}$ or GND	5.25 V		±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.25 V		±0.5		±10	μΑ
los†	$V_I = V_{CC}$ or GND, $V_O = 0$	5.25 V	-60		-60		mA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.25 V		8		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.25 V		1.6		1.6	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND			10		10	pF
Co	$V_O = V_{CC}$ or GND			15		15	pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 100 ms.

# timing requirements over recommended operating temperature conditions (unless otherwise noted) (see Figure 2)

fclock	Clock frequency		80	MHz			
	Pulse duration	CLKAB or CLKBA high	6		ns		
t <sub>W</sub>	ruise duration	CLKAB or CLKBA low	6		ns		
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑	4		ns		
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑	2		ns		



<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# CD74FCT653 BICMOS OCTAL BUS TRANSCEIVER AND REGISTER WITH OPEN-COLLECTOR AND 3-STATE OUTPUTS

SCBS733 - REVISED JULY 2000

# switching characteristics over recommended operating temperature conditions (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C	MIN	MAX	UNIT
	(INFOT)	(001F01)	TYP			
f <sub>max</sub>				85		MHz
t <sub>pd</sub>	CLKAB	В	6.8	2	9	ns
t <sub>PLZ</sub>	CLKBA	А	6.8	2	9	20
t <sub>PZL</sub>	CLKAB	В	6	2	8	ns
t <sub>pd</sub>	А	В	6	2	8	ns
t <sub>PLZ</sub>	В		6.8	2	9	no
t <sub>PZL</sub>	Ь	А	6	2	8	ns
t <sub>pd</sub>	SAB <sup>†</sup>	В	8.3	2	11	ns
t <sub>PLZ</sub>	SBA <sup>†</sup>		6.8	2	9	no
t <sub>PZL</sub>	SBAT	А	6	2	8	ns
t <sub>en</sub>	OEBA	А	10.5	2	14	ns
t <sub>dis</sub>	OEBA	А	6.8	2	9	ns
t <sub>PLZ</sub>	OFAR		6.8	2	9	no
t <sub>PZL</sub>	OEAB	В	10.5	2	14	ns


These parameters are measured with the internal output state of the storage register opposite that of the bus input.

# noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		V		
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		0.5		V
V <sub>IH</sub> (D)	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V



### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{r}$  and  $t_{f} = 2.5$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.

Figure 2. Load Circuit and Voltage Waveforms





# PACKAGE OPTION ADDENDUM

11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CD74FCT653EN	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		
CD74FCT653M	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		
CD74FCT653M96	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# NT (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity