

## 54F/74F651 ● 54F/74F652 Transceivers/Registers

#### **General Description**

These devices consist of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB,  $\overline{OEBA}$ ) are provided to control the transceiver function.

#### **Features**


- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
   'F651 inverting
  - 'F652 non-inverting
- Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description
74F651SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F651SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F651SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54F651FM (Note 2)	W24C	24-Lead Cerpack
	54F651LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C
74F652SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F652SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F652SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54F652FM (Note 2)	W24C	24-Lead Cerpack
	54F652LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C

Note 1:Devices also available in 13" reel. Use suffix = SCX

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB


#### **Connection Diagrams**





TL/F/9581-4


TRI-STATE® is a registered trademark of National Semiconductor Corporation



### **Unit Loading/Fan Out**

		54F/74F					
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>				
A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub>	A and B Inputs/ TRI-STATE® Outputs	1.0/1.0 600/106.6 (80)	20 μA/ -0.6 mA -12 mA/64 mA (48 mA)				
CPAB, CPBA SAB, SBA	Clock Inputs Select Inputs	1.0/1.0 1.0/1.0	20 $\mu$ A/ $-$ 0.6 mA 20 $\mu$ A/ $-$ 0.6 mA				
OEAB, OEBA	Output Enable Inputs	1.0/1.0	$20~\mu\text{A}/-0.6~\text{mA}$				


## **Logic Diagrams**



TL/F/9581-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### 'F651



TL/F/9581-1
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Functional Description**


In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appro-

priate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



#### FIGURE 1

		Inpu	ts			Inputs/Out	outs (Note 1)	Operating Mode
OEAB	OEBA	СРАВ	СРВА	SAB	SBA	A <sub>0</sub> thru A <sub>7</sub>	B <sub>0</sub> thru B <sub>7</sub>	
L	Н	H or L	H or L	X	х	Input	Input	Isolation
L	Н			X	х	Прис	Прис	Store A and B Data
X	Н		H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н			X	Х	Input	Output	Store A in Both Registers
L	Х	H or L		X	Х	Not Specified	Input	Hold A, Store B
L	L			Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	X	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н	Output	При	Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х	При	Cutput	Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

H = HIGH Voltage Level

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

L = LOW Voltage Level

X = Immaterial

<sup>✓ =</sup> LOW to HIGH Clock Transition

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$ 

 $V_{\mbox{\footnotesize CC}}$  Pin Potential to

Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{lll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{TRI-STATE Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$ 

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)
ESD Last Passing Voltage (Min) 4000V

# Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter		54F/74F			Units	V <sub>CC</sub>	Conditions	
Syllibol	Faranie	tei	Min	Тур	Max	Uiiiis	VCC	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	٧		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA (Non I/O Pins)}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>	2.0 2.0			٧	Min	$I_{OH} = -12 \text{ mA } (A_n, B_n)$ $I_{OH} = -15 \text{ mA } (A_n, B_n)$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.55 0.55	٧	Min	$I_{OL} = 48 \text{ mA } (A_n, B_n)$ $I_{OL} = 64 \text{ mA } (A_n, B_n)$	
I <sub>IH</sub>	Input HIGH 54F Current 74F				20.0 5.0	μΑ	Max	V <sub>IN</sub> = 2.7V (Non I/O Pins)	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V	
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	54F 74F			1.0 0.5	mA	Max	V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	VI <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V (Non I/O Pins)	
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Curr	ent			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$	
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Curr			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$		
los	Output Short-Circuit (	-100		-225	mA	Max	$V_{OUT} = 0V$		
I <sub>ZZ</sub>	Bus Drainage Test			500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V		
Іссн	Power Supply Curren		105	135	mA	Max	V <sub>O</sub> = HIGH		
ICCL	Power Supply Curren	t		118	150	mA	Max	V <sub>O</sub> = LOW	
lccz	Power Supply Curren	t		115	150	mA	Max	V <sub>O</sub> = HIGH Z	

#### **AC Electrical Characteristics**


		7-	4F	5	4F	7	Units	
Symbol	Parameter	V <sub>CC</sub> =	+ 25°C + 5.0V 50 pF		<sub>C</sub> = Mil 50 pF	T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Max	Min	Max	Min	Max	
f <sub>max</sub>	Max. Clock Frequency	90		75		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	2.0 2.0	7.0 8.0	2.0 2.0	8.5 9.5	2.0 2.0	8.0 9.0	ns
t <sub>PLH</sub>	Propagation Delay Bus to Bus ('F651)	2.0 1.0	8.5 7.5	1.0 1.0	9.0 8.0	2.0 1.0	9.0 8.0	ns
t <sub>PLH</sub>	Propagation Delay Bus to Bus ('F652)	1.0 1.0	7.0 6.5	1.0 1.0	8.0 8.0	1.0 1.0	7.5 7.0	ns
t <sub>PLH</sub>	Propagation Delay SBA or SAB to A or B	2.0 2.0	8.5 8.0	2.0 2.0	11.0 10.0	2.0 2.0	9.5 9.0	ns


#### **AC Operating Requirements**


		74F		54	F	7		
Symbol	Parameter		+ 25°C + 5.0V	T <sub>A</sub> , V <sub>CC</sub>	; = Mil	T <sub>A</sub> , V <sub>CC</sub>	Units	
		Min	Max	Min	Max	Min	Max	
t <sub>PZH</sub>	Enable Time *OEBA to A	2.0 2.0	9.5 12.0	2.0 2.0	10.0 10.0	2.0 2.0	10.0 12.5	
t <sub>PHZ</sub>	Disable Time *OEBA to A	1.0 2.0	7.5 8.5	1.0 1.0	9.0 9.0	1.0 2.0	8.0 9.0	ns
t <sub>PZH</sub>	Enable Time OEAB to B	2.0 3.0	9.5 13.0	2.0 2.0	10.0 12.0	2.0 3.0	10.0 14.0	
t <sub>PHZ</sub>	Disable Time OEAB to B	2.0 2.0	9.0 10.5	1.0 1.0	9.0 12.0	2.0 2.0	10.0 11.0	ns
t <sub>s</sub> (H)	Setup Time, HIGH or LOW, Bus to Clock	5.0 5.0		5.0 5.0		5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW, Bus to Clock	2.0 2.0		2.5 2.5		2.0 2.0		ns
t <sub>w</sub> (H)	Clock Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns


#### Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:










## Physical Dimensions inches (millimeters) (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

or National Semiconductor
Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Ku Hong Kong
Telt: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Mellbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998



# 54F652 Octal Bus Transceiver and Register with TRI-STATE Outputs

## **Contents**

- General Description
- Features
- Datasheet
- Package Availability, Models, Samples & Pricing


## **General Description**

These devices consist of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA#) are provided to control the transceiver function.

### **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
  - o 'F651 inverting
  - o 'F652 non-inverting
- Guaranteed 4000V minimum ESD protection

## **Datasheet**



Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

## Package Availability, Models, Samples & Pricing

Part Number	Package		Status	Models		Samples &	<b>Budgetary Pricing</b>		Std Pack	Package	
Fart Number	Type	# pins	1	SPICE	IBIS	Electronic Orders	Quantity	\$US each		Marking	
5962-89558013A	LCC	28	Full production	N/A	N/A	· ×	50+	\$19.0000	tray of 25	[logo]¢Z¢S¢4¢A 54F652 LMQB /Q¢M\$E 5962- 89558013A	
5962-8955801LA	Cerdip	24	Full production	N/A	N/A	·	50+	\$14.0000	tube of 15	[logo]¢Z¢S¢4¢A\$E 54F652SDMQB /Q¢M 5962-8955801LA	

[Information as of 1-Sep-2000]

Quick SearchParametric<br/>SearchSystem<br/>DiagramsProduct<br/>TreeHome

About Languages . About the Site . About "Cookies"
National is QS 9000 Certified . Privacy/Security
Copyright © National Semiconductor Corporation
Preferences . Feedback