
Hi-Speed USB Device Transceiver with UTMI Interface

Highlights

- USB-IF "Hi-Speed" certified to USB 2.0 electrical specification
- Interface compliant with the UTMI specification (60MHz 8-bit unidirectional interface or 30MHz 16-bit bidirectional interface)
- Supports 480Mbps High Speed (HS) and 12Mbps Full Speed (FS) serial data transmission rates
- Integrated 45 Ω and 1.5k Ω termination resistors reduce external component count
- Internal short circuit protection of DP and DM lines
- On-chip oscillator operates with low cost 12MHz crystal
- Robust and low power digital clock and data recovery circuit
- SYNC and EOP generation on transmit packets and detection on receive packets
- NRZI encoding and decoding
- Bit stuffing and unstuffing with error detection
- Supports the USB suspend state, HS detection, HS Chirp, Reset and Resume
- Support for all test modes defined in the USB 2.0 specification
- Draws 72mA (185mW) maximum current consumption in HS mode - ideal for bus powered functions
- On-die decoupling capacitance and isolation for immunity to digital switching noise
- Available in a 56-pin VQFN package
- Full industrial operating temperature range from -40 $^{\circ}$ C to +85 $^{\circ}$ C (ambient)

Applications

The Universal Serial Bus (USB) is the preferred interface to connect Hi-Speed PC peripherals.

- Digital Still and Video Cameras
- MP3 Players
- External Hard Drives
- Scanners
- Entertainment Devices
- Printers
- Test and Measurement Systems
- POS Terminals
- Set Top Boxes

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

1.0 General Description	4
2.0 Functional Block Diagram	5
3.0 Pin Configuration	6
4.0 Interface Signal Definition	7
5.0 Limiting Values	10
6.0 Electrical Characteristics	11
7.0 Functional Overview	19
8.0 Application Notes	27
9.0 Package Outline	40
Appendix A: Data Sheet Revision History	42
The Microchip Web Site	43
Customer Change Notification Service	43
Customer Support	43
Product Identification System	44

USB3250

1.0 GENERAL DESCRIPTION

The USB3250 provides the Physical Layer (PHY) interface to a USB 2.0 Device Controller. The IC is available in a 56-pin VQFN.


The USB3250 is a USB 2.0 physical layer transceiver (PHY) integrated circuit. Microchip's proprietary technology results in low power dissipation, which is ideal for building a bus powered USB 2.0 peripheral. The PHY can be configured for either an 8-bit unidirectional or a 16-bit bidirectional parallel interface, which complies with the USB Transceiver Macrocell Interface (UTMI) specification. It supports 480Mbps transfer rate, while remaining backward compatible with USB 1.1 legacy protocol at 12Mbps.

All required termination for the USB 2.0 Transceiver is internal. Internal 5.25V short circuit protection of DP and DM lines is provided for USB compliance.

While transmitting data, the PHY serializes data and generates SYNC and EOP fields. It also performs needed bit stuffing and NRZI encoding. Likewise, while receiving data, the PHY de-serializes incoming data, stripping SYNC and EOP fields and performs bit un-stuffing and NRZI decoding.

2.0 FUNCTIONAL BLOCK DIAGRAM

FIGURE 2-1: BLOCK DIAGRAM




Note: See Section 7.1, "Modes of Operation," on page 19 for a description of the digital interface.

USB3250

3.0 PIN CONFIGURATION

FIGURE 3-1: 56-PIN USB3250 PIN CONFIGURATION (TOP VIEW)



4.0 INTERFACE SIGNAL DEFINITION

TABLE 4-1: SYSTEM INTERFACE SIGNALS

Name	Direction	Active Level	Description															
RESET	Input	High	Reset. Reset all state machines. After coming out of reset, must wait 5 rising edges of clock before asserting TXValid for transmit. Assertion of Reset: May be asynchronous to CLKOUT. De-assertion of Reset: Must be synchronous to CLKOUT unless RESET is asserted longer than two periods of CLKOUT.															
XCVRSELECT	Input	N/A	Transceiver Select. This signal selects between the FS and HS transceivers: 0: HS transceiver enabled 1: FS transceiver enabled.															
TERMSELECT	Input	N/A	Termination Select. This signal selects between the FS and HS terminations: 0: HS termination enabled 1: FS termination enabled															
SUSPENDN	Input	Low	Suspend. Places the transceiver in a mode that draws minimal power from supplies. Shuts down all blocks not necessary for Suspend/Resume operation. While suspended, TERMSELECT must always be in FS mode to ensure that the 1.5k Ω pull-up on DP remains powered. 0: Transceiver circuitry drawing suspend current 1: Transceiver circuitry drawing normal current															
CLKOUT	Output	Rising Edge	System Clock. This output is used for clocking receive and transmit parallel data at 60MHz (8-bit mode) or 30MHz (16-bit mode). When in 8-bit mode, this specification refers to CLKOUT as CLK60. When in 16-bit mode, CLKOUT is referred to as CLK30.															
OPMODE[1:0]	Input	N/A	Operational Mode. These signals select between the various operational modes: <table border="0"> <tr> <td>[1]</td> <td>[0]</td> <td>Description</td> </tr> <tr> <td>0</td> <td>0</td> <td>0: Normal Operation</td> </tr> <tr> <td>0</td> <td>1</td> <td>1: Non-driving (all terminations removed)</td> </tr> <tr> <td>1</td> <td>0</td> <td>2: Disable bit stuffing and NRZI encoding</td> </tr> <tr> <td>1</td> <td>1</td> <td>3: Reserved</td> </tr> </table>	[1]	[0]	Description	0	0	0: Normal Operation	0	1	1: Non-driving (all terminations removed)	1	0	2: Disable bit stuffing and NRZI encoding	1	1	3: Reserved
[1]	[0]	Description																
0	0	0: Normal Operation																
0	1	1: Non-driving (all terminations removed)																
1	0	2: Disable bit stuffing and NRZI encoding																
1	1	3: Reserved																
LINESTATE[1:0]	Output	N/A	Line State. These signals reflect the current state of the USB data bus in FS mode, with [0] reflecting the state of DP and [1] reflecting the state of DM. When the device is suspended or resuming from a suspended state, the signals are combinatoria. Otherwise, the signals are synchronized to CLKOUT. <table border="0"> <tr> <td>[1]</td> <td>[0]</td> <td>Description</td> </tr> <tr> <td>0</td> <td>0</td> <td>0: SE0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1: J State</td> </tr> <tr> <td>1</td> <td>0</td> <td>2: K State</td> </tr> <tr> <td>1</td> <td>1</td> <td>3: SE1</td> </tr> </table>	[1]	[0]	Description	0	0	0: SE0	0	1	1: J State	1	0	2: K State	1	1	3: SE1
[1]	[0]	Description																
0	0	0: SE0																
0	1	1: J State																
1	0	2: K State																
1	1	3: SE1																
DATABUS16_8	Input	N/A	Databus Select. Selects between 8-bit and 16-bit data transfers. 0 8-bit data path enabled. VALIDH is undefined. CLKOUT = 60MHz. 1: 16-bit data path enabled. CLKOUT = 30MHz.															

USB3250

TABLE 4-2: DATA INTERFACE SIGNALS

Name	Direction	Active Level	Description			
DATA[15:0]	Bidir	N/A	DATA BUS. 16-BIT BIDIRECTIONAL MODE.			
			TXVALID	RXVALID	VALIDH	DATA[15:0]
			0	0	X	Not used
			0	1	0	DATA[7:0] output is valid for receive VALIDH is an output
			0	1	1	DATA[15:0] output is valid for receive VALIDH is an output
			1	X	0	DATA[7:0] input is valid for transmit VALIDH is an input
			1	X	1	DATA[15:0] input is valid for transmit VALIDH is an input
			DATA BUS. 8-BIT UNIDIRECTIONAL MODE.			
			TXVALID	RXVALID	DATA[15:0]	
			0	0	Not used	
0	1	DATA[15:8] output is valid for receive				
1	X	DATA[7:0] input is valid for transmit				
TXVALID	Input	High	<p>Transmit Valid. Indicates that the TXDATA bus is valid for transmit. The assertion of TXVALID initiates the transmission of SYNC on the USB bus. The negation of TXVALID initiates EOP on the USB.</p> <p>Control inputs (OPMODE[1:0], TERMSELECT, XCVRSELECT) must not be changed on the de-assertion or assertion of TXVALID. The PHY must be in a quiescent state when these inputs are changed.</p>			
TXREADY	Output	High	<p>Transmit Data Ready. If TXVALID is asserted, the SIE must always have data available for clocking into the TX Holding Register on the rising edge of CLKOUT. TXREADY is an acknowledgment to the SIE that the transceiver has clocked the data from the bus and is ready for the next transfer on the bus. If TXVALID is negated, TXREADY can be ignored by the SIE.</p>			
VALIDH	Bidir	N/A	<p>Transmit/Receive High Data Bit Valid (used in 16-bit mode only). When TXVALID = 1, the 16-bit data bus direction is changed to inputs, and VALIDH is an input. If VALIDH is asserted, DATA[15:0] is valid for transmission. If deasserted, only DATA[7:0] is valid for transmission. The DATA bus is driven by the SIE.</p> <p>When TXVALID = 0 and RXVALID = 1, the 16-bit data bus direction is changed to outputs, and VALIDH is an output. If VALIDH is asserted, the DATA[15:0] outputs are valid for receive. If deasserted, only DATA[7:0] is valid for receive. The DATA bus is read by the SIE.</p>			
RXVALID	Output	High	<p>Receive Data Valid. Indicates that the RXDATA bus has received valid data. The Receive Data Holding Register is full and ready to be unloaded. The SIE is expected to latch the RXDATA bus on the rising edge of CLKOUT.</p>			
RXACTIVE	Output	High	<p>Receive Active. Indicates that the receive state machine has detected Start of Packet and is active.</p>			
RXERROR	Output	High	<p>Receive Error. 0: Indicates no error. 1: Indicates a receive error has been detected. This output is clocked with the same timing as the RXDATA lines and can occur at anytime during a transfer.</p>			

TABLE 4-3: USB I/O SIGNALS

Name	Direction	Active Level	Description
DP	I/O	N/A	USB Positive Data Pin.
DM	I/O	N/A	USB Negative Data Pin.

TABLE 4-4: BIASING AND CLOCK OSCILLATOR SIGNALS

Name	Direction	Active Level	Description
RBIAS	Input	N/A	External 1% bias resistor. Requires a 12K Ω resistor to ground. Used for setting HS transmit current level and on-chip termination impedance.
XI/XO	Input	N/A	External crystal. 12MHz crystal connected from XI to XO.

TABLE 4-5: POWER AND GROUND SIGNALS

Name	Direction	Active Level	Description
VDD3.3	N/A	N/A	3.3V Digital Supply. Powers digital pads. See Note 4-1
VDD1.8	N/A	N/A	1.8V Digital Supply. Powers digital core.
VSS	N/A	N/A	Digital Ground. See Note 4-2
VDDA3.3	N/A	N/A	3.3V Analog Supply. Powers analog I/O and 3.3V analog circuitry.
VDDA1.8	N/A	N/A	1.8V Analog Supply. Powers 1.8V analog circuitry. See Note 4-1
VSSA	N/A	N/A	Analog Ground. See Note 4-2

Note 4-1 A Ferrite Bead (with DC resistance $<.5$ Ohms) is recommended for filtering between both the VDD3.3 and VDDA3.3 supplies and the VDD1.8 and VDDA1.8 Supplies. See [FIGURE 8-9: Application Diagram for 56-pin VQFN Package on page 39](#).

Note 4-2 All VSS and VSSA are bonded to the exposed pad under the IC in the package. The exposed pad must be connected to solid GND plane on printed circuit board.

USB3250

5.0 LIMITING VALUES

FIGURE 5-1: ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
1.8V Supply Voltage (VDD1.8 and VDDA1.8)	V _{DD1.8}		-0.5		TBD	V
3.3V Supply Voltage (VDD3.3 and VDDA3.3)	V _{DD3.3}		-0.5		4.6	V
Input Voltage	V _I		-0.5		4.6	V
Storage Temperature	T _{STG}		-40		+125	°C

[1] Equivalent to discharging a 100pF capacitor via a 1.5kΩ resistor (HBM).

Note: In accordance with the Absolute Maximum Rating System (IEC 60134).

FIGURE 5-2: RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
1.8V Supply Voltage (VDD1.8 and VDDA1.8)	V _{DD1.8}		1.6	1.8	2.0	V
3.3V Supply Voltage (VDD3.3 and VDDA3.3)	V _{DD3.3}		3.0	3.3	3.6	V
Input Voltage on Digital Pins	V _I		0.0		V _{DD3.3}	V
Input Voltage on Analog I/O Pins (DP, DM)	V _{I(I/O)}		0.0		V _{DD3.3}	V
Ambient Temperature	T _A		-40		+85	°C

FIGURE 5-3: RECOMMENDED EXTERNAL CLOCK CONDITIONS

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
System Clock Frequency		XO driven by the external clock; and no connection at XI		12 (+/- 100ppm) Note 5-1		MHz
System Clock Duty Cycle		XO driven by the external clock; and no connection at XI	45	50	55	%

Note 5-1 The USB 2.0 Specification requires a frequency accuracy of +/-500ppm. For applications using a quartz crystal, Microchip recommends that it be specified with an accuracy of +/-100ppm. Resonators that are specified to meet the +/-500ppm accuracy have also been used successfully with the USB3250.

6.0 ELECTRICAL CHARACTERISTICS

TABLE 6-1: ELECTRICAL CHARACTERISTICS: SUPPLY PINS

Parameter		Symbol	Conditions	MIN	TYP	MAX	Units
FS TRANSMIT	Total Power	$P_{TOT(FSTX)}$	FS transmitting at 12Mb/s; 50pF load on DP and DM		86	115	mW
	VDD3.3 Power	$P_{3.3V(FSTX)}$			57	76	mW
	VDD1.8 Power	$P_{1.8V(FSTX)}$			29	39	mW
FS RECEIVE	Total Power	$P_{TOT(FSRX)}$	FS receiving at 12Mb/s		75	115	mW
	VDD3.3 Power	$P_{3.3V(FSRX)}$			46	76	mW
	VDD1.8 Power	$P_{1.8V(FSRX)}$			29	39	mW
HS TRANSMIT	Total Power	$P_{TOT(HSTX)}$	HS transmitting into a 45Ω load		158	185	mW
	VDD3.3 Power	$P_{3.3V(HSTX)}$			110	130	mW
	VDD1.8 Power	$P_{1.8V(HSTX)}$			48	55	mW
HS RECEIVE	Total Power	$P_{TOT(HSRX)}$	HS receiving at 480Mb/s		155	185	mW
	VDD3.3 Power	$P_{3.3V(HSRX)}$			107	130	mW
	VDD1.8 Power	$P_{1.8V(HSRX)}$			48	55	mW
SUSPEND MODE 1	Total Current	$I_{DD(SUSP1)}$	15kΩ pull-down and 1.5kΩ pull-up resistor on pin DP not connected.		123	240	uA
	VDD3.3 Current	$I_{3.3V(SUSP1)}$			68	120	uA
	VDD1.8 Current	$I_{1.8V(SUSP1)}$			55	120	uA
SUSPEND MODE 2	Total Current	$I_{DD(SUSP2)}$	15kΩ pull-down and 1.5kΩ pull-up resistor on pin DP connected.		323	460	uA
	VDD3.3 Current	$I_{3.3V(SUSP2)}$			268	340	uA
	VDD1.8 Current	$I_{1.8V(SUSP2)}$			55	120	uA

($V_{DD1.8}$ = 1.6 to 2.0V; $V_{DD3.3}$ = 3.0 to 3.6V; V_{SS} = 0V; T_A = -40 °C to +85°C; unless otherwise specified.)

TABLE 6-2: DC ELECTRICAL CHARACTERISTICS: LOGIC PINS

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
Low-Level Input Voltage	V_{IL}		V_{SS}		0.8	V
High-Level Input Voltage	V_{IH}		2.0		$V_{DD3.3}$	V
Low-Level Output Voltage	V_{OL}	$I_{OL} = 4mA$			0.4	V
High-Level Output Voltage	V_{OH}	$I_{OH} = -4mA$	$V_{DD3.3} - 0.5$			V
Input Leakage Current	I_{LI}				± 1	uA
Pin Capacitance	C_{pin}				4	pF

($V_{DD1.8}$ = 1.6 to 2.0V; $V_{DD3.3}$ = 3.0 to 3.6V; V_{SS} = 0V; T_A = -40 °C to +85°C; unless otherwise specified. Pins Data[15:0] and VALIDH have passive pull-down elements.)

USB3250

TABLE 6-3: DC ELECTRICAL CHARACTERISTICS: ANALOG I/O PINS (DP/DM)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
FS FUNCTIONALITY						
INPUT LEVELS						
Differential Receiver Input Sensitivity	V_{DIFS}	$ V(DP) - V(DM) $	0.2			V
Differential Receiver Common-Mode Voltage	V_{CMFS}		0.8		2.5	V
Single-Ended Receiver Low Level Input Voltage	V_{ILSE}				0.8	V
Single-Ended Receiver High Level Input Voltage	V_{IHSE}		2.0			V
Single-Ended Receiver Hysteresis	V_{HYSSE}		0.050		0.150	V
OUTPUT LEVELS						
Low Level Output Voltage	V_{FSOL}	Pull-up resistor on DP; $R_L = 1.5k\Omega$ to $V_{DD3.3}$			0.3	V
High Level Output Voltage	V_{FSOH}	Pull-down resistor on DP, DM; $R_L = 15k\Omega$ to GND	2.8		3.6	V
TERMINATION						
Driver Output Impedance for HS and FS	Z_{HSDRV}	Steady state drive (See Figure 6-1)	40.5	45	49.5	Ω
Input Impedance	Z_{INP}	TX, RPU disabled	10			$M\Omega$
Pull-up Resistor Impedance	Z_{PU}		1.425		1.575	$K\Omega$
Termination Voltage For Pull-up Resistor On Pin DP	V_{TERM}		3.0		3.6	V
HS FUNCTIONALITY						
INPUT LEVELS						
HS Differential Input Sensitivity	V_{DIHS}	$ V(DP) - V(DM) $	100			mV
HS Data Signaling Common Mode Voltage Range	V_{CMHS}		-50		500	mV
HS Squelch Detection Threshold (Differential)	V_{HSSQ}	Squelch Threshold			100	mV
		Unsquelch Threshold	150			mV
OUTPUT LEVELS						
High Speed Low Level Output Voltage (DP/DM referenced to GND)	V_{HSOL}	45 Ω load	-10		10	mV
High Speed High Level Output Voltage (DP/DM referenced to GND)	V_{HSOH}	45 Ω load	360		440	mV
High Speed IDLE Level Output Voltage (DP/DM referenced to GND)	V_{OLHS}	45 Ω load	-10		10	mV
Chirp-J Output Voltage (Differential)	V_{CHIRPJ}	HS termination resistor disabled, pull-up resistor connected. 45 Ω load.	700		1100	mV
Chirp-K Output Voltage (Differential)	V_{CHIRPK}	HS termination resistor disabled, pull-up resistor connected. 45 Ω load.	-900		-500	mV
(V _{DD1.8} = 1.6 to 2.0V; V _{DD3.3} = 3.0 to 3.6V; V _{SS} = 0V; T _A = -40 °C to +85°C; unless otherwise specified.)						

TABLE 6-3: DC ELECTRICAL CHARACTERISTICS: ANALOG I/O PINS (DP/DM) (CONTINUED)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
LEAKAGE CURRENT						
OFF-State Leakage Current	I_{LZ}				± 1	μA
PORT CAPACITANCE						
Transceiver Input Capacitance	C_{IN}	Pin to GND		5	10	pF
(V _{DD1.8} = 1.6 to 2.0V; V _{DD3.3} = 3.0 to 3.6V; V _{SS} = 0V; T _A = -40 °C to +85°C; unless otherwise specified.)						

TABLE 6-4: DYNAMIC CHARACTERISTICS: ANALOG I/O PINS (DP/DM)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
FS OUTPUT DRIVER TIMING						
Rise Time	T_{FSR}	CL = 50pF; 10 to 90% of V _{OH} - V _{OL}	4		20	ns
Fall Time	T_{FFF}	CL = 50pF; 10 to 90% of V _{OH} - V _{OL}	4		20	ns
Output Signal Crossover Voltage	V _{CRS}	Excluding the first transition from IDLE state	1.3		2.0	V
Differential Rise/Fall Time Matching	F _{RFM}	Excluding the first transition from IDLE state	90		111.1	%
HS OUTPUT DRIVER TIMING						
Differential Rise Time	T_{HSR}		500			ps
Differential Fall Time	T_{HSF}		500			ps
Driver Waveform Requirements		Eye pattern of Template 1 in USB 2.0 specification			See Figure 6-2	
HIGH SPEED MODE TIMING						
Receiver Waveform Requirements		Eye pattern of Template 4 in USB 2.0 specification			See Figure 6-2	
Data Source Jitter and Receiver Jitter Tolerance		Eye pattern of Template 4 in USB 2.0 specification			See Figure 6-2	
(V _{DD1.8} = 1.6 to 2.0V; V _{DD3.3} = 3.0 to 3.6V; V _{SS} = 0V; T _A = -40 °C to +85°C; unless otherwise specified.)						

TABLE 6-5: DYNAMIC CHARACTERISTICS: DIGITAL UTMI PINS

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
UTMI TIMING						
RXDATA[7:0]	T_{PD}	Propagation delay from CLKOUT to signal CL = 10pF		2	4	ns
RXVALID				2	4	
RXACTIVE				2	4	
RXERROR				2	4	
LINSTATE[1:0]				2	4	
TXREADY				2	4	
(V _{DD1.8} = 1.6 to 2.0V; V _{DD3.3} = 3.0 to 3.6V; V _{SS} = 0V; T _A = -40 °C to +85°C; unless otherwise specified.)						

USB3250

TABLE 6-5: DYNAMIC CHARACTERISTICS: DIGITAL UTMI PINS (CONTINUED)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
TXDATA[7:0]	T_{SU}	Setup time from signal to CLKOUT	4			ns
TXVALID			4			
OPMODE[1:0]			4			
XCVRSELECT			4			
TERMSELECT			4			
SUSPENDN			4			
TXDATA[7:0]	T_H	Hold time from CLKOUT to signal	0			ns
TXVALID			0			
OPMODE[1:0]			0			
XCVRSELECT			0			
TERMSELECT			0			
SUSPENDN			0			

($V_{DD1.8} = 1.6$ to $2.0V$; $V_{DD3.3} = 3.0$ to $3.6V$; $V_{SS} = 0V$; $T_A = -40$ °C to $+85$ °C; unless otherwise specified.)

6.1 Driver Characteristics of Full-Speed Drivers in Hi-Speed Capable Transceivers

The USB transceiver uses a differential output driver to drive the USB data signal onto the USB cable. Figure 6-1 shows the V/I characteristics for a full-speed driver which is part of a Hi-Speed capable transceiver. The normalized V/I curve for the driver must fall entirely inside the shaded region. The V/I region is bounded by the minimum driver impedance above (40.5 Ohm) and the maximum driver impedance below (49.5 Ohm). The output voltage must be within 10mV of ground when no current is flowing in or out of the pin.

FIGURE 6-1: FULL-SPEED DRIVER VOH/IOH CHARACTERISTICS FOR HI-SPEED CAPABLE TRANSCEIVER





FIGURE 6-2: FULL-SPEED DRIVER VOL/IOL CHARACTERISTICS FOR HI-SPEED CAPABLE TRANSCEIVER




USB3250

6.2 Hi-Speed Signaling Eye Patterns

Hi-Speed USB signals are characterized using eye patterns. For measuring the eye patterns 4 points have been defined (see [Figure 6-3](#)). The Universal Serial Bus Specification Rev.2.0 defines the eye patterns in several 'templates'. The two templates that are relevant to the PHY are shown below.

FIGURE 6-3: EYE PATTERN MEASUREMENT PLANES



The eye pattern in [Figure 6-4](#) defines the transmit waveform requirements for a hub (measured at TP2 of [Figure 6-3](#)) or a device without a captive cable (measured at TP3 of [Figure 6-3](#)). The corresponding signal levels and timings are given in [Table 6-6](#). Time is specified as a percentage of the unit interval (UI), which represents the nominal bit duration for a 480 Mbit/s transmission rate.

FIGURE 6-4: EYE PATTERN FOR TRANSMIT WAVEFORM AND EYE PATTERN DEFINITION




TABLE 6-6: EYE PATTERN FOR TRANSMIT WAVEFORM AND EYE PATTERN DEFINITION

	Voltage Level (D+, D-)	Time (% Of Unit Interval)
Level 1	525mV in UI following a transition, 475mV in all others	N/A
Level 2	-525mV in UI following a transition, -475mV in all others	N/A
Point 1	0V	7.5% UI
Point 2	0V	92.5% UI
Point 3	300mV	37.5% UI
Point 4	300mV	62.5% UI
Point 5	-300mV	37.5% UI
Point 6	-300mV	62.5% UI

The eye pattern in [Figure 6-5](#) defines the receiver sensitivity requirements for a hub (signal applied at test point TP2 of [Figure 6-3](#)) or a device without a captive cable (signal applied at test point TP3 of [Figure 6-3](#)). The corresponding signal levels and timings are given in [Table 6-7](#). Timings are given as a percentage of the unit interval (UI), which represents the nominal bit duration for a 480 Mbit/s transmission rate.

USB3250

FIGURE 6-5: EYE PATTERN FOR RECEIVE WAVEFORM AND EYE PATTERN DEFINITION




TABLE 6-7: EYE PATTERN FOR RECEIVE WAVEFORM AND EYE PATTERN DEFINITION

	Voltage Level (D+, D-)	Time (% Of Unit Interval)
Level 1	575mV	N/A
Level 2	-575mV	N/A
Point 1	0V	15% UI
Point 2	0V	85% UI
Point 3	150mV	35% UI
Point 4	150mV	65% UI
Point 5	-150mV	35% UI
Point 6	-150mV	65% UI

7.0 FUNCTIONAL OVERVIEW


FIGURE 2-1: Block Diagram on page 5 shows the functional block diagram of the USB3250. Each of the functions is described in detail below.

7.1 Modes of Operation

The USB3250 supports two modes of operation. See Figure 7-1 for a block diagram of the digital interface.

- 8-bit unidirectional mode. Selected when DATABUS16_8 = 0. CLKOUT runs at 60MHz. The 8-bit transmit data bus uses the lower 8 bits of the DATA bus (ie, TXDATA[7:0] = DATA[7:0]). The 8-bit receive data bus uses the upper 8 bits of the DATA bus (ie, RXDATA[7:0] = DATA[15:8]).
- 16-bit bidirectional mode. Selected when DATABUS16_8 = 1. CLKOUT runs at 30MHz. An additional signal (VALIDH) is used to identify whether the high byte of the respective 16-bit data word is valid. The full 16-bit DATA bus is used for transmit and receive operations. If TXVALID is asserted, then the DATA[15:0] bus accepts transmit data from the SIE. If TXVALID is deasserted, then the DATA[15:0] bus presents received data to the SIE. VALIDH is undefined when DATABUS16_8 = 0 (8-bit mode).

FIGURE 7-1: BIDIRECTIONAL 16-BIT INTERFACE



7.2 System Clocking

This block connects to either an external 12MHz crystal or an external clock source and generates a 480MHz multi-phase clock. The clock is used in the CRC block to over-sample the incoming received data, resynchronize the transmit data, and is divided down to a 30MHz or 60MHz version (CLKOUT) which acts as the system byte clock. The PLL block also outputs a clock valid signal to the other parts of the transceiver when the clock signal is stable. All UTMI signals are synchronized to the CLKOUT output. The behavior of the CLKOUT is as follows:

- Produce the first CLKOUT transition no later than 5.6ms after negation of SUSPENDN. The CLKOUT signal frequency error is less than 10% at this time.
- The CLKOUT signal will fully meet the required accuracy of ± 500 ppm no later than 1.4ms after the first transition of CLKOUT.

In HS mode there is one CLKOUT cycle per byte time. The frequency of CLKOUT does not change when the Macrocell is switched between HS to FS modes. In FS mode (8-bit mode) there are 5 CLK60 cycles per FS bit time, typically 40 CLK60 cycles per FS byte time. If a received byte contains a stuffed bit then the byte boundary can be stretched to 45 CLK60 cycles, and two stuffed bits would result in a 50 CLK60 cycles.

Figure 7-2 shows the relationship between CLK60 and the transmit data transfer signals in FS mode. TXREADY is only asserted for one CLK60 per byte time to signal the SIE that the data on the TXDATA lines has been read by the Macrocell. The SIE may hold the data on the TXDATA lines for the duration of the byte time. Transitions of TXVALID must meet the defined setup and hold times relative to CLK60.

FIGURE 7-2: FS CLK RELATIONSHIP TO TRANSMIT DATA AND CONTROL SIGNALS (8-BIT MODE)





Figure 7-3 shows the relationship between CLK60 and the receive data control signals in FS mode. RXACTIVE "frames" a packet, transitioning only at the beginning and end of a packet. However transitions of RXVALID may take place any time 8 bits of data are available. Figure 7-3 also shows how RXVALID is only asserted for one CLKOUT cycle per byte time even though the data may be presented for the full byte time. The XCVRSELECT signal determines whether the HS or FS timing relationship is applied to the data and control signals.

FIGURE 7-3: FS CLK RELATIONSHIP TO RECEIVE DATA AND CONTROL SIGNALS (8-BIT MODE)



7.3 Clock and Data Recovery Circuit

This block consists of the Clock and Data Recovery Circuit and the Elasticity Buffer. The Elasticity Buffer is used to compensate for differences between the transmitting and receiving clock domains. The USB 2.0 specification defines a maximum clock error of ± 1000 ppm of drift.

7.4 TX Logic

This block receives parallel data bytes placed on the DATA bus and performs the necessary transmit operations. These operations include parallel to serial conversion, bit stuffing and NRZI encoding. Upon valid assertion of the proper TX control lines by the SIE and TX State Machine, the TX LOGIC block will synchronously shift, at either the FS or HS rate, the data to the FS/HS TX block to be transmitted on the USB cable. Data transmit timing is shown in [Figure 7-4](#).

FIGURE 7-4: TRANSMIT TIMING FOR A DATA PACKET (8-BIT MODE)




FIGURE 7-5: TRANSMIT TIMING FOR 16-BIT DATA, EVEN BYTE COUNT





FIGURE 7-6: TRANSMIT TIMING FOR 16-BIT DATA, ODD BYTE COUNT



The behavior of the Transmit State Machine is described below.

- Asserting a RESET forces the transmit state machine into the Reset state which negates TXREADY. When RESET is negated the transmit state machine will enter a wait state.
- The SIE asserts TXVALID to begin a transmission.
- After the SIE asserts TXVALID it can assume that the transmission has started when it detects TXREADY has been asserted.
- The SIE must assume that the PHY has consumed a data byte if TXREADY and TXVALID are asserted on the rising edge of CLKOUT.
- The SIE must have valid packet information (PID) asserted on the TXDATA bus coincident with the assertion of TXVALID.
- TXREADY is sampled by the SIE on the rising edge of CLKOUT.
- The SIE negates TXVALID to complete a packet. Once negated, the transmit logic will never reassert TXREADY until after the EOP has been generated. (TXREADY will not re-assert until TXVALID asserts again).
- The PHY is ready to transmit another packet immediately, however the SIE must conform to the minimum inter-packet delays identified in the USB 2.0 specification.

7.5 RX Logic

This block receives serial data from the CRC block and processes it to be transferred to the SIE on the RXDATA bus. The processing involved includes NRZI decoding, bit unstuffing, and serial to parallel conversion. Upon valid assertion of the proper RX control lines by the RX State Machine, the RX Logic block will provide bytes to the RXDATA bus as shown in the figures below. The behavior of the Receive State Machine is described below.

FIGURE 7-7: RECEIVE TIMING FOR DATA WITH UNSTUFFED BITS (8-BIT MODE)




FIGURE 7-8: RECEIVE TIMING FOR 16-BIT DATA, EVEN BYTE COUNT





FIGURE 7-9: RECEIVE TIMING FOR 16-BIT DATA, ODD BYTE COUNT



The assertion of RESET will force the Receive State Machine into the Reset state. The Reset state deasserts RXACTIVE and RXVALID. When the RESET signal is deasserted the Receive State Machine enters the RX Wait state and starts looking for a SYNC pattern on the USB. When a SYNC pattern is detected the state machine will enter the Strip SYNC state and assert RXACTIVE. The length of the received Hi-Speed SYNC pattern varies and can be up to 32 bits long or as short as 12 bits long when at the end of five hubs. As a result, the state machine may remain in the Strip SYNC state for several byte times before capturing the first byte of data and entering the RX Data state.

After valid serial data is received, the state machine enters the RX Data state, where the data is loaded into the RX Holding Register on the rising edge of CLKOUT and RXVALID is asserted. The SIE must clock the data off the RXDATA bus on the next rising edge of CLKOUT. If OPMODE = Normal, then stuffed bits are stripped from the data stream. Each time 8 stuffed bits are accumulated the state machine will enter the RX Data Wait state, negating RXVALID thus skipping a byte time.

When the EOP is detected the state machine will enter the Strip EOP state and negate RXACTIVE and RXVALID. After the EOP has been stripped the Receive State Machine will reenter the RX Wait state and begin looking for the next packet.

The behavior of the Receive State Machine is described below:

- RXACTIVE and RXREADY are sampled on the rising edge of CLKOUT.
- In the RX Wait state the receiver is always looking for SYNC.
- The USB3250 asserts RXACTIVE when SYNC is detected (Strip SYNC state).
- The USB3250 negates RXACTIVE when an EOP is detected and the elasticity buffer is empty (Strip EOP state).
- When RXACTIVE is asserted, RXVALID will be asserted if the RX Holding Register is full.
- RXVALID will be negated if the RX Holding Register was not loaded during the previous byte time. This will occur if 8 stuffed bits have been accumulated.
- The SIE must be ready to consume a data byte if RXACTIVE and RXVALID are asserted (RX Data state).
- [Figure 7-10](#) shows the timing relationship between the received data (DP/DM), RXVALID, RXACTIVE, RXERROR and RXDATA signals.

Note 7-1 The USB 2.0 Transceiver does NOT decode Packet ID's (PIDs). They are passed to the SIE for decoding.

Note 7-2 [Figure 7-10](#), [Figure 7-11](#) and [Figure 7-12](#) are timing examples of a HS/FS Macrocell when it is in HS mode. When a HS/FS Macrocell is in FS Mode (8-bit mode) there are approximately 40 CLK60 cycles every byte time. The Receive State Machine assumes that the SIE captures the data on the RXDATA bus if RXACTIVE and RXVALID are asserted. In FS mode, RXVALID will only be asserted for one CLK60 per byte time.

Note 7-3 Figure 7-10, Figure 7-11 and Figure 7-12 the SYNC pattern on DP/DM is shown as one byte long. The SYNC pattern received by a device can vary in length. These figures assume that all but the last 12 bits have been consumed by the hubs between the device and the host controller.

FIGURE 7-10: RECEIVE TIMING FOR DATA (WITH CRC-16 IN 8-BIT MODE)






FIGURE 7-11: RECEIVE TIMING FOR SETUP PACKET (8-BIT MODE)



USB3250

FIGURE 7-12: RECEIVE TIMING FOR DATA PACKET WITH CRC-16 (8-BIT MODE)



7.6 FS/HS RX

The receivers connect directly to the USB cable. The block contains a separate differential receiver for HS and FS mode. Depending on the mode, the selected receiver provides the serial data stream through the multiplexer to the RX Logic block. The FS mode section of the FS/HS RX block also consists of a single-ended receiver on each of the data lines to determine the correct FS LINESTATE. For HS mode support, the FS/HS RX block contains a squelch circuit to insure that noise is never interpreted as data.

7.7 FS/HS TX

The transmitters connect directly to the USB cable. The block contains a separate differential FS and HS transmitter which receive encoded, bitstuffed, serialized data from the TX Logic block and transmit it on the USB cable. The FS/HS TX block also contains circuitry that either enables or disables the pull-up resistor on the D+ line.

7.8 Biasing

This block consists of an internal bandgap reference circuit used for generating the driver current and the biasing of the analog circuits. This block requires an external precision resistor ($12k\Omega \pm 1\%$ from the RBIAS pin to analog ground).

7.9 Power Control

This is the block that receives and distributes all the power for the transceiver. This block is also responsible for handling ESD protection.

8.0 APPLICATION NOTES

The following sections consist of select functional explanations to aid in implementing the PHY into a system. For complete description and specifications consult the USB 2.0 Transceiver Macrocell Interface Specification and Universal Serial Bus Specification Revision 2.0.

8.1 Linestate

The voltage thresholds that the LINESTATE[1:0] signals use to reflect the state of DP and DM depend on the state of XCVRSELECT. LINESTATE[1:0] uses HS thresholds when the HS transceiver is enabled (XCVRSELECT = 0) and FS thresholds when the FS transceiver is enabled (XCVRSELECT = 1). There is not a concept of variable single-ended thresholds in the USB 2.0 specification for HS mode.

The HS receiver is used to detect Chirp J or K, where the output of the HS receiver is always qualified with the Squelch signal. If squelched, the output of the HS receiver is ignored. In the USB3250, as an alternative to using variable thresholds for the single-ended receivers, the following approach is used.

TABLE 8-1: LINESTATE STATES

LINESTATE[1:0]		State of DP/DM Lines		
		Full Speed XCVRSELECT =1 TERMSELECT=1	High Speed XCVRSELECT =0 TERMSELECT=0	Chirp Mode XCVRSELECT =0 TERMSELECT=1
LS[1]	LS[0]			
0	0	SE0	Squelch	Squelch
0	1	J	!Squelch	!Squelch & HS Differential Receiver Output
1	0	K	Invalid	!Squelch & !HS Differential Receiver Output
1	1	SE1	Invalid	Invalid

In HS mode, 3ms of no USB activity (IDLE state) signals a reset. The SIE monitors LINESTATE[1:0] for the IDLE state. To minimize transitions on LINESTATE[1:0] while in HS mode, the presence of !Squelch is used to force LINESTATE[1:0] to a J state.

8.2 OPMODES

The OPMODE[1:0] pins allow control of the operating modes.

TABLE 8-2: OPERATIONAL MODES

Mode[1:0]	State#	State Name	Description
00	0	Normal Operation	Transceiver operates with normal USB data encoding and decoding
01	1	Non-Driving	Allows the transceiver logic to support a soft disconnect feature which tri-states both the HS and FS transmitters, and removes any termination from the USB making it appear to an upstream port that the device has been disconnected from the bus
10	2	Disable Bit Stuffing and NRZI encoding	Disables bitstuffing and NRZI encoding logic so that 1's loaded from the TXDATA bus become 'J's on the DP/DM and 0's become 'K's
11	3	Reserved	N/A

The OPMODE[1:0] signals are normally changed only when the transmitter and the receiver are quiescent, i.e. when entering a test mode or for a device initiated resume.

When using OPMODE[1:0] = 10 (state 2), OPMODES are set, and then 5 60MHz clocks later, TXVALID is asserted. In this case, the SYNC and EOP patterns are not transmitted.

USB3250

The only exception to this is when OPMODE[1:0] is set to state 2 while TXVALID has been asserted (the transceiver is transmitting a packet), in order to flag a transmission error. In this case, the PHY has already transmitted the SYNC pattern so upon negation of TXVALID the EOP must also be transmitted to properly terminate the packet. Changing the OPMODE[1:0] signals under all other conditions, while the transceiver is transmitting or receiving data will generate undefined results.

Under no circumstances should the device controller change OPMODE while the DP/DM lines are still transmitting or unpredictable changes on DP/DM are likely to occur. The same applies for TERMSELECT and XCVRSELECT.

8.3 Test Mode Support

TABLE 8-3: USB 2.0 TEST MODE TO MACROCELL MAPPING

USB 2.0 Test Modes	USB3250 Setup		
	Operational Mode	SIE Transmitted Data	XCVRSELECT & TERMSELECT
SE0_NAK	Normal	No transmit	HS
J	Disable	All '1's	HS
K	Disable	All '0's	HS
Test_Packet	Normal	Test Packet data	HS

8.4 SE0 Handling

For FS operation, IDLE is a J state on the bus. SE0 is used as part of the EOP or to indicate reset. When asserted in an EOP, SE0 is never asserted for more than 2 bit times. The assertion of SE0 for more than 2.5us is interpreted as a reset by the device operating in FS mode.

For HS operation, IDLE is a SE0 state on the bus. SE0 is also used to reset a HS device. A HS device cannot use the 2.5us assertion of SE0 (as defined for FS operation) to indicate reset since the bus is often in this state between packets. If no bus activity (IDLE) is detected for more than 3ms, a HS device must determine whether the downstream facing port is signaling a suspend or a reset. The following section details how this determination is made. If a reset is signaled, the HS device will then initiate the HS Detection Handshake protocol.

8.5 Reset Detection

bit If a device in HS mode detects bus inactivity for more than 3ms (T1), it reverts to FS mode. This enables the FS pull-up on the DP line in an attempt to assert a continuous FS J state on the bus. The SIE must then check LINESTATE for the SE0 condition. If SE0 is asserted at time T2, then the upstream port is forcing the reset state to the device (i.e., a Driven SE0). The device will then initiate the HS detection handshake protocol.

FIGURE 8-1: RESET TIMING BEHAVIOR (HS MODE)




TABLE 8-4: RESET TIMING VALUES (HS MODE)

Timing Parameter	Description	Value
HS Reset T0	Bus activity ceases, signaling either a reset or a SUSPEND.	0 (reference)
T1	Earliest time at which the device may place itself in FS mode after bus activity stops.	$HS\ Reset\ T0 + 3.0ms < T1 < HS\ Reset\ T0 + 3.125ms$
T2	SIE samples LINESTATE. If LINESTATE = SE0, then the SE0 on the bus is due to a Reset state. The device now enters the HS Detection Handshake protocol.	$T1 + 100\mu s < T2 < T1 + 875\mu s$

8.6 Suspend Detection

If a HS device detects SE0 asserted on the bus for more than 3ms (T1), it reverts to FS mode. This enables the FS pull-up on the DP line in an attempt to assert a continuous FS J state on the bus. The SIE must then check LINESTATE for the J condition. If J is asserted at time T2, then the upstream port is asserting a soft SE0 and the USB is in a J state indicating a suspend condition. By time T4 the device must be fully suspended.

FIGURE 8-2: SUSPEND TIMING BEHAVIOR (HS MODE)




TABLE 8-5: SUSPEND TIMING VALUES (HS MODE)

Timing Parameter	Description	Value
HS Reset T0	End of last bus activity, signaling either a reset or a SUSPEND.	0 (reference)
T1	The time at which the device must place itself in FS mode after bus activity stops.	HS Reset T0 + 3.0ms < T1 < HS Reset T0 + 3.125ms
T2	SIE samples LINESTATE. If LINESTATE = 'J', then the initial SE0 on the bus (T0 - T1) had been due to a Suspend state and the SIE remains in HS mode.	T1 + 100 μs < T2 < T1 + 875μs
T3	The earliest time where a device can issue Resume signaling.	HS Reset T0 + 5ms
T4	The latest time that a device must actually be suspended, drawing no more than the suspend current from the bus.	HS Reset T0 + 10ms

8.7 HS Detection Handshake

The High Speed Detection Handshake process is entered from one of three states: suspend, active FS or active HS. The downstream facing port asserting an SE0 state on the bus initiates the HS Detection Handshake. Depending on the initial state, an SE0 condition can be asserted from 0 to 4 ms before initiating the HS Detection Handshake. These states are described in the USB 2.0 specification.

There are three ways in which a device may enter the HS Handshake Detection process:

1. If the device is suspended and it detects an SE0 state on the bus it may immediately enter the HS handshake detection process.
2. If the device is in FS mode and an SE0 state is detected for more than 2.5μs, it may enter the HS handshake detection process.

3. If the device is in HS mode and an SE0 state is detected for more than 3.0ms, it may enter the HS handshake detection process. In HS mode, a device must first determine whether the SE0 state is signaling a suspend or a reset condition. To do this the device reverts to FS mode by placing XCVRSELECT and TERMSELECT into FS mode. The device must not wait more than 3.125ms before the reversion to FS mode. After reverting to FS mode, no less than 100µs and no more than 875µs later the SIE must check the LINESTATE signals. If a J state is detected the device will enter a suspend state. If an SE0 state is detected, then the device will enter the HS Handshake detection process.

In each case, the assertion of the SE0 state on the bus initiates the reset. The minimum reset interval is 10ms. Depending on the previous mode that the bus was in, the delay between the initial assertion of the SE0 state and entering the HS Handshake detection process can be from 0 to 4ms.

This transceiver design pushes as much of the responsibility for timing events on to the SIE as possible, and the SIE requires a stable CLKOUT signal to perform accurate timing. In case 2 and 3 above, CLKOUT has been running and is stable, however in case 1 the PHY is reset from a suspend state, and the internal oscillator and clocks of the transceiver are assumed to be powered down. A device has up to 6ms after the release of SUSPENDN to assert a minimum of a 1ms Chirp K.

8.8 HS Detection Handshake - FS Downstream Facing Port

Upon entering the HS Detection process (T0) XCVRSELECT and TERMSELECT are in FS mode. The DP pull-up is asserted and the HS terminations are disabled. The SIE then sets OPMODE to Disable Bit Stuffing and NRZI encoding, XCVRSELECT to HS mode, and begins the transmission of all 0's data, which asserts a HS K (chirp) on the bus (T1). The device chirp must last at least 1.0ms, and must end no later than 7.0ms after HS Reset T0. At time T1 the device begins listening for a chirp sequence from the host port.

If the downstream facing port is not HS capable, then the HS K asserted by the device is ignored and the alternating sequence of HS Chirp K's and J's is not generated. If no chirps are detected (T4) by the device, it will enter FS mode by returning XCVRSELECT to FS mode.

FIGURE 8-3: HS DETECTION HANDSHAKE TIMING BEHAVIOR (FS MODE)




TABLE 8-6: HS DETECTION HANDSHAKE TIMING VALUES (FS MODE)

Timing Parameter	Description	Value
T0	HS Handshake begins. DP pull-up enabled, HS terminations disabled. The XCVRSELECT and OPMODE inputs are then set for HS with bitstuffing disabled, and TXVALID is asserted at least 5 60MHz clocks later.	0 (reference)
T1	Device enables HS Transceiver and asserts Chirp K on the bus.	$T0 < T1 < HS\ Reset\ T0 + 6.0ms$
T2	Device removes Chirp K from the bus. 1ms minimum width.	$T1 + 1.0\ ms < T2 < HS\ Reset\ T0 + 7.0ms$
T3	Earliest time when downstream facing port may assert Chirp KJ sequence on the bus.	$T2 < T3 < T2 + 100\mu s$
T4	Chirp not detected by the device. Device reverts to FS default state and waits for end of reset.	$T2 + 1.0ms < T4 < T2 + 2.5ms$
T5	Earliest time at which host port may end reset	$HS\ Reset\ T0 + 10ms$

Note 8-1 T0 may occur to 4ms after HS Reset T0.


Note 8-2 The SIE must assert the Chirp K for 66000 CLK60 cycles to ensure a 1ms minimum duration.

8.9 HS Detection Handshake - HS Downstream Facing Port

Upon entering the HS Detection process (T0) XCVRSELECT and TERMSELECT are in FS mode. The DP pull-up is asserted and the HS terminations are disabled. The SIE then sets OPMODE to Disable Bit Stuffing and NRZI encoding, XCVRSELECT to HS mode, and begins the transmission of all 0's data, which asserts a HS K (chirp) on the bus (T1). The device chirp must last at least 1.0ms, and must end no later than 7.0ms after HS Reset T0. At time T1 the device begins listening for a chirp sequence from the downstream facing port. If the downstream facing port is HS capable then it will begin generating an alternating sequence of Chirp K's and Chirp J's (T3) after the termination of the chirp from the device (T2). After the device sees the valid chirp sequence Chirp K-J-K-J-K-J (T6), it will enter HS mode by setting TERMSELECT to HS mode (T7).

Figure 8-4 provides a state diagram for Chirp K-J-K-J-K-J validation. Prior to the end of reset (T9) the device port must terminate the sequence of Chirp K's and Chirp J's (T8) and assert SE0 (T8-T9). Note that the sequence of Chirp K's and Chirp J's constitutes bus activity.

FIGURE 8-4: CHIRP K-J-K-J-K-J SEQUENCE DETECTION STATE DIAGRAM



The Chirp K-J-K-J-K-J sequence occurs too slow to propagate through the serial data path, therefore LINESTATE signal transitions must be used by the SIE to step through the Chirp K-J-K-J-K-J state diagram, where "K State" is equivalent to LINESTATE = K State and "J State" is equivalent to LINESTATE = J State. The SIE must employ a counter (Chirp Count) to count the number of Chirp K and Chirp J states. Note that LINESTATE does not filter the bus signals so the requirement that a bus state must be "continuously asserted for 2.5µs" must be verified by the SIE sampling the LINESTATE signals.

FIGURE 8-5: HS DETECTION HANDSHAKE TIMING BEHAVIOR (HS MODE)




TABLE 8-7: RESET TIMING VALUES

Timing Parameter	Description	Value
T0	HS Handshake begins. DP pull-up enabled, HS terminations disabled.	0 (reference)
T1	Device asserts Chirp K on the bus.	$T0 < T1 < \text{HS Reset } T0 + 6.0\text{ms}$
T2	Device removes Chirp K from the bus. 1 ms minimum width.	$T0 + 1.0\text{ms} < T2 < \text{HS Reset } T0 + 7.0\text{ms}$
T3	Downstream facing port asserts Chirp K on the bus.	$T2 < T3 < T2 + 100\mu\text{s}$
T4	Downstream facing port toggles Chirp K to Chirp J on the bus.	$T3 + 40\mu\text{s} < T4 < T3 + 60\mu\text{s}$
T5	Downstream facing port toggles Chirp J to Chirp K on the bus.	$T4 + 40\mu\text{s} < T5 < T4 + 60\mu\text{s}$
T6	Device detects downstream port chirp.	T6
T7	Chirp detected by the device. Device removes DP pull-up and asserts HS terminations, reverts to HS default state and waits for end of reset.	$T6 < T7 < T6 + 500\mu\text{s}$
T8	Terminate host port Chirp K-J sequence (Repeating T4 and T5)	$T9 - 500\mu\text{s} < T8 < T9 - 100\mu\text{s}$
T9	The earliest time at which host port may end reset. The latest time, at which the device may remove the DP pull-up and assert the HS terminations, reverts to HS default state.	$\text{HS Reset } T0 + 10\text{ms}$

Note 8-3 T0 may be up to 4ms after HS Reset T0.

Note 8-4 The SIE must use LINESTATE to detect the downstream port chirp sequence.

Note 8-5 Due to the assertion of the HS termination on the host port and FS termination on the device port, between T1 and T7 the signaling levels on the bus are higher than HS signaling levels and are less than FS signaling levels.


8.10 HS Detection Handshake - Suspend Timing

If reset is entered from a suspended state, the internal oscillator and clocks of the transceiver are assumed to be powered down. Figure 8-6 shows how CLK60 is used to control the duration of the chirp generated by the device.

When reset is entered from a suspended state (J to SE0 transition reported by LINESTATE), SUSPENDDN is combinatorially negated at time T0 by the SIE. It takes approximately 5 milliseconds for the transceiver's oscillator to stabilize. The device does not generate any transitions of the CLK60 signal until it is "usable" (where "usable" is defined as stable to within $\pm 10\%$ of the nominal frequency and the duty cycle accuracy $50\pm 5\%$).

The first transition of CLK60 occurs at T1. The SIE then sets OPMODE to Disable Bit Stuffing and NRZI encoding, XCVRSELECT to HS mode, and must assert a Chirp K for 66000 CLK60 cycles to ensure a 1ms minimum duration. If CLK60 is 10% fast (66MHz) then Chirp K will be 1.0ms. If CLK60 is 10% slow (54 MHz) then Chirp K will be 1.2ms. The 5.6ms requirement for the first CLK60 transition after SUSPENDDN, ensures enough time to assert a 1ms Chirp K and still complete before T3. Once the Chirp K is completed (T3) the SIE can begin looking for host chirps and use CLK60 to time the process. At this time, the device follows the same protocol as in section 8.9 for completion of the High Speed Handshake.

FIGURE 8-6: HS DETECTION HANDSHAKE TIMING BEHAVIOR FROM SUSPEND



To detect the assertion of the downstream Chirp K's and Chirp J's for $2.5\mu s$ {TFILT}, the SIE must see the appropriate LINESTATE signals asserted continuously for 165 CLK60 cycles.

TABLE 8-8: HS DETECTION HANDSHAKE TIMING VALUES FROM SUSPEND

Timing Parameter	Description	Value
T0	While in suspend state an SE0 is detected on the USB. HS Handshake begins. D+ pull-up enabled, HS terminations disabled, SUSPENDN negated.	0 (HS Reset T0)
T1	First transition of CLKOUT. CLKOUT "Usable" (frequency accurate to $\pm 10\%$, duty cycle accurate to 50 ± 5).	$T0 < T1 < T0 + 5.6\text{ms}$
T2	Device asserts Chirp K on the bus.	$T1 < T2 < T0 + 5.8\text{ms}$
T3	Device removes Chirp K from the bus. (1 ms minimum width) and begins looking for host chirps.	$T2 + 1.0 \text{ ms} < T3 < T0 + 7.0 \text{ ms}$
T4	CLK "Nominal" (CLKOUT is frequency accurate to $\pm 500 \text{ ppm}$, duty cycle accurate to 50 ± 5).	$T1 < T3 < T0 + 20.0\text{ms}$

8.11 Assertion of Resume

In this case, an event internal to the device initiates the resume process. A device with remote wake-up capability must wait for at least 5ms after the bus is in the idle state before sending the remote wake-up resume signaling. This allows the hubs to get into their suspend state and prepare for propagating resume signaling.

The device has 10ms where it can draw a non-suspend current before it must drive resume signaling. At the beginning of this period the SIE may negate SUSPENDN, allowing the transceiver (and its oscillator) to power up and stabilize.

Figure 8-7 illustrates the behavior of a device returning to HS mode after being suspended. At T4, a device that was previously in FS mode would maintain TERMSELECT and XCVRSELECT high.

To generate resume signaling (FS 'K') the device is placed in the "Disable Bit Stuffing and NRZI encoding" Operational Mode (OPMODE [1:0] = 10), TERMSELECT and XCVRSELECT must be in FS mode, TXVALID asserted, and all 0's data is presented on the TXDATA bus for at least 1ms (T1 - T2).

FIGURE 8-7: RESUME TIMING BEHAVIOR (HS MODE)




TABLE 8-9: RESUME TIMING VALUES (HS MODE)

Timing Parameter	Description	Value
T0	Internal device event initiating the resume process	0 (reference)
T1	Device asserts FS 'K' on the bus to signal resume request to downstream port	$T0 < T1 < T0 + 10\text{ms}$.
T2	The device releases FS 'K' on the bus. However by this time the 'K' state is held by downstream port.	$T1 + 1.0\text{ms} < T2 < T1 + 15\text{ms}$
T3	Downstream port asserts SE0.	$T1 + 20\text{ms}$
T4	Latest time at which a device, which was previously in HS mode, must restore HS mode after bus activity stops.	$T3 + 1.33\mu\text{s}$ {2 Low-speed bit times}

8.12 Detection of Resume

Resume signaling always takes place in FS mode (TERMSELECT and XCVRSELECT = FS enabled), so the behavior for a HS device is identical to that of a FS device. The SIE uses the LINESTATE signals to determine when the USB transitions from the 'J' to the 'K' state and finally to the terminating FS EOP (SE0 for 1.25 μs -1.5 μs).

The resume signaling (FS 'K') will be asserted for at least 20ms. At the beginning of this period the SIE may negate SUSPENDN, allowing the transceiver (and its oscillator) to power up and stabilize.

The FS EOP condition is relatively short. SIEs that simply look for an SE0 condition to exit suspend mode do not necessarily give the transceiver's clock generator enough time to stabilize. It is recommended that all SIE implementations key off the 'J' to 'K' transition for exiting suspend mode (SUSPENDN = 1). And within 1.25 μs after the transition to the SE0 state (low-speed EOP) the SIE must enable normal operation, i.e. enter HS or FS mode depending on the mode the device was in when it was suspended.

If the device was in FS mode: then the SIE leaves the FS terminations enabled. After the SE0 expires, the downstream port will assert a J state for one low-speed bit time, and the bus will enter a FS Idle state (maintained by the FS terminations).

If the device was in HS mode: then the SIE must switch to the FS terminations before the SE0 expires (< 1.25 μs). After the SE0 expires, the bus will then enter a HS IDLE state (maintained by the HS terminations).

8.13 HS Device Attach

Figure 8-8 demonstrates the timing of the PHY control signals during a device attach event. When a HS device is attached to an upstream port, power is asserted to the device and the device sets XCVRSELECT and TERMSELECT to FS mode (time T1).

V_{BUS} is the +5V power available on the USB cable. Device Reset in Figure 8-8 indicates that V_{BUS} is within normal operational range as defined in the USB 2.0 specification. The assertion of Device Reset (T0) by the upstream port will initialize the device. By monitoring LINESTATE, the SIE state machine knows to set the XCVRSELECT and TERMSELECT signals to FS mode (T1).

The standard FS technique of using a pull-up resistor on DP to signal the attach of a FS device is employed. The SIE must then check the LINESTATE signals for SE0. If LINESTATE = SE0 is asserted at time T2 then the upstream port is forcing the reset state to the device (i.e. Driven SE0). The device will then reset itself before initiating the HS Detection Handshake protocol.

USB3250

FIGURE 8-8: DEVICE ATTACH BEHAVIOR





TABLE 8-10: ATTACH AND RESET TIMING VALUES

Timing Parameter	Description	Value
T_0	Vbus Valid.	0 (reference)
T_1	Maximum time from Vbus valid to when the device must signal attach.	$T_0 + 100\text{ms} < T_1$
T_2 (HS Reset T_0)	Debounce interval. The device now enters the HS Detection Handshake protocol.	$T_1 + 100\text{ms} < T_2$

8.14 Application Diagram

The bypass capacitors shown [Figure 8-9](#) for the voltage regulator are typical values. The actual values will be dictated by the regulator used in the end application. Please refer to the layout application note for recommendations regarding critical component placement.

FIGURE 8-9: APPLICATION DIAGRAM FOR 56-PIN VQFN PACKAGE



9.0 PACKAGE OUTLINE

FIGURE 9-1: 56-PIN VQFN PACKAGE; 8 X 8MM BODY, 0.5MM PITCH (SHEET 1 OF 2)





FIGURE 9-1: 56-PIN VQFN PACKAGE; 8 X 8MM BODY, 0.5MM PITCH (SHEET 2 OF 2)



USB3250

APPENDIX A: DATA SHEET REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS00002142A (04-25-16)	Replaces previous SMSC version Rev. 1.7 (02-11-13)	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

USB3250

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>[X]</u>	-	<u>XXX</u>
Device	Temperature Range		Package
Device:	USB3250		
Temperature Range:	Blank = 0°C to +85°C (Extended Commercial)		
Package:	ABZJ = 56-pin VQFN		

Example:
USB3250-ABZJ 56-pin VQFN
RoHS Compliant Package
Tray

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Klear, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013 - 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 9781522405184

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

07/14/15