

EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER

IDT5T9821

FEATURES:

- 2.5 VDD
- 6 pairs of outputs
- Low skew: 100ps all outputs at same interface level, 250ps all outputs at different interface levels
- Selectable positive or negative edge synchronization
- Tolerant of spread spectrum input clock
- Synchronous output enable
- · Selectable inputs
- Input frequency: 4.17MHz to 250MHz
- Output frequency: 12.5MHz to 250MHz
- Internal non-volatile EEPROM
- JTAG or I²C bus serial interface for programming
- Hot insertable and over-voltage tolerant inputs
- Feedback divide selection with multiply ratios of (1-6, 8, 10, 12)
- Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input interface
- Selectable HSTL, eHSTL, or 1.8V/2.5V LVTTL output interface for each output bank
- Selectable differential or single-ended inputs and six differential outputs
- PLL bypass for DC testing
- · External differential feedback, internal loop filter
- Low Jitter: <75ps cycle-to-cycle, all outputs at same interface level: <100ps cycle-to-cycle all outputs at different interface levels
- · Power-down mode
- Lock indicator
- Available in VFQFPN package

DESCRIPTION:

The IDT5T9821 is a 2.5V PLL differential clock driver intended for high performance computing and data-communications applications. The IDT5T9821 has six differential outputs in six banks, including a dedicated differential feedback. The redundant input capability allows for a smooth change over to a secondary clock source when the primary clock source is absent.

The clock driver can be configured through the use of JTAG/I²C programming. An internal EEPROM will allow the user to save and restore the configuration of the device.

The feedback bank allows divide-by-functionality from 1 to 12 through the use of JTAG or I²C programming. This provides the user with frequency multiplication 1 to 12 without using divided outputs for feedback. Each output bank also allows for a divide-by functionality of 2 or 4.


The IDT5T9821 features a user-selectable, single-ended or differential input to six differential outputs. The differential clock driver also acts as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs. Each output bank can be individually configured to be either HSTL, eHSTL, 2.5V LVTTL, or 1.8V LVTTL, including the feedback bank. Also, each clock input can be individually configured to accept 2.5V LVTTL, 1.8V LVTTL, or differential signals. The outputs can be synchronously enabled/disabled.

Furthermore, all the outputs can be synchronized with the positive edge of the REF clock input. or the negative edge of REF.


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



VFQFPN TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VDDQN, VDD	Power Supply Voltage ⁽²⁾	er Supply Voltage ⁽²⁾ -0.5 to +3.6	
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage	-0.5 to VDDQ +0.5	V
VREF	Reference Voltage ⁽³⁾	-0.5 to +3.6	V
TJ	Junction Temperature	150	°C
Tstg	Storage Temperature	65 to +165	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDON and VDD internally operate independently. No power sequencing requirements need to be met.

3. Not to exceed 3.6V.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
ТА	Ambient Operating Temperature	-40	+25	+85	°C
VDD ⁽¹⁾	Internal Power Supply Voltage	2.3	2.5	2.7	V
	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
VDDQN ⁽¹⁾	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
	2.5V LVTTL Output Power Supply Voltage		Vdd		V
Vτ	Termination Voltage		VDDQN/2		V

NOTE:

1. All power supplies should operate in tandem. If VDD or VDDON is at maximum, then VDDON or VDD (respectively) should be at maximum, and vice-versa.

PIN DESCRIPTION

Symbol	I/O	Туре	Description			
REF[1:0]	Ι	Adjustable ⁽¹⁾	Clock input. REF[1:0] is the "true" side of the differential clock input. If operating in single-ended mode, REF[1:0] is the clock input.			
REF[1:0]/ Vref[1:0]	Ι	Adjustable ⁽¹⁾	Complementary clock input. $\overline{\text{REF}}_{[1:0]/\text{VREF}[1:0]}$ is the "complementary" side of $\text{REF}_{[1:0]}$ if the input is in differential mode. If operating in single-ended mode, $\overline{\text{REF}}_{[1:0]/\text{VREF}[1:0]}$ is left floating. For single-ended operation in differential mode, $\overline{\text{REF}}_{[1:0]/\text{VREF}[1:0]}$ should be set to the desired toggle voltage for $\text{REF}_{[1:0]}$:			
			2.5VLVTTL VREF = 1250mV (SSTL2 compatible)			
			1.8V LVTTL, eHSTL VREF = 900mV			
			HSTL VREF = 750mV			
			LVEPECL VREF = 1082mV			
FB	Ι	Adjustable ⁽¹⁾	Clock input. FB is the "true" side of the differential feedback clock input. If operating in single-ended mode, FB is the feedback clock input.			
FB/VREF2	Ι	Adjustable ⁽¹⁾	Complementary feedback clock input. \overline{FB} /VREF2 is the "complementary" side of FB if the input is in differential mode. If operating in single-ended mode, \overline{FB} /VREF2 is left floating. For single-ended operation in differential mode, \overline{FB} /VREF2 should be set to the desired toggle voltage for FB:			
			2.5VLVTTL VREF = 1250mV (SSTL2 compatible)			
			1.8V LVTTL, eHSTL VREF = 900mV			
			HSTL VREF = 750mV			
			LVEPECL VREF = 1082mV			

NOTE:

1. Inputs are capable of translating the following interface standards. User can select between:

Single-ended 2.5V LVTTL levels Single-ended 1.8V LVTTL levels or Differential 2.5V/1.8V LVTTL levels Differential HSTL and eHSTL levels Differential LVEPECL levels

$CAPACITANCE(TA = +25^{\circ}C, f = 1MHz, VIN = 0V)$

Parameter	Description	Min.	Тур.	Max.	Unit
CIN	Input Capacitance	2.5	3	3.5	pF
Соит	Output Capacitance	_	6.3	7	pF

NOTE:

1. Capacitance applies to all inputs except JTAG/I²C signals, SEL, ADDR0, and ADDR1.

PIN DESCRIPTION, CONTINUED

REF_SEL nsOE QFB QFB C NQ C PLL_EN PD	I/O I I O O O I I I	Type LVTTL ⁽¹⁾ LVTTL ⁽¹⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ LVTTL ⁽¹⁾	Description Reference clock select. When LOW, selects REF0 and REF0/VREF0. When HIGH, selects REF1 and REF1/VREF1. Synchronous output enable/disable. Each outputs's enable/disable state can be controlled either with the nSOE pin or through JTAG or 1 ² C programming, corresponding bits 52 - 56. When the nSOE is HIGH or the corresponding Bit (52 - 56) is 1, the output will be synchronously disabled. When the nSOE is LOW and the corresponding Bit (52 - 56) is 0, the output will be enabled. (See JTAG/I ² C Serial Configuration table.) Feedback clock output Complementary feedback clock output Clock outputs Complementary feedback clock output PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or 1 ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
nsOE QFB QFB nQ nQ nQ QFB PLL_EN	0 0 0 1	LVTTL ⁽¹⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ LVTTL ⁽¹⁾	Synchronous output enable/disable. Each outputs's enable/disable state can be controlled either with the nSOE pin or through JTAG or I ² C programming, corresponding bits 52 - 56. When the nSOE is HIGH or the corresponding Bit (52 - 56) is 1, the output will be synchronously disabled. When the nSOE is LOW and the corresponding Bit (52 - 56) is 0, the output will be enabled. (See JTAG/I ² C Serial Configuration table.) Feedback clock output Complementary feedback clock output Clock outputs PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or I ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
QFB C QFB C nQ C nQ C PLL_EN PD	0 0 0 1	Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ LVTTL ⁽¹⁾	or I ² C programming, corresponding bits 52 - 56. When the NSOE is HIGH or the corresponding Bit (52 - 56) is 1, the output will be synchronously disabled. When the NSOE is LOW and the corresponding Bit (52 - 56) is 0, the output will be enabled. (See JTAG/I ² C Serial Configuration table.) Feedback clock output Complementary feedback clock output Clock outputs PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or I ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
QFB C nQ C nQ C PLL_EN C PD PD	0 0 1	Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ LVTTL ⁽¹⁾	Complementary feedback clock output Clock outputs Complementary clock outputs PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or I ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
nQ (nQ (PLL_EN PD	0	Adjustable ⁽²⁾ Adjustable ⁽²⁾ Adjustable ⁽²⁾ LVTTL ⁽¹⁾	Clock outputs Complementary clock outputs PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or 1 ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
nQ o PLL_EN PD	0 	Adjustable ⁽²⁾ Adjustable ⁽²⁾ LVTTL ⁽¹⁾	Clock outputs Complementary clock outputs PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or 1 ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
PLL_EN PD	1	LVTTL ⁽¹⁾	PLL enable/disable control. The PLL's enable/disable state can be controlled either with the PLL_EN pin or through JTAG or I ² C programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
PD			programming, corresponding Bit 57. When PLL_EN is HIGH or the corresponding Bit 57 is 1, the PLL is disabled and REF[1:0] goes to all outputs. When PLL_EN is LOW and the corresponding Bit 57 is 0, the PLL will be active. Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. The OMODE pin in conjunction with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
		LVTTL ⁽¹⁾	with the corresponding Bit 59 selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH or Bit 59 is 1, Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while
LOCK			the \overline{NQ} and \overline{QFB} are stopped in a LOW/HIGH state. When OMODE is LOW and Bit 59 is 0, the outputs are tri-stated. Set \overline{PD} HIGH for normal operation. (See JTAG/I ² C Serial Configuration table.)
	0	LVTTL	PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)
OMODE	I	LVTTL ⁽¹⁾	Output disable control. Used in conjunction with \overline{nSOE} and \overline{PD} . The outputs' disable state can be controlled either with the OMODE pin or through JTAG or I ² C programming, corresponding Bit 59. When OMODE is HIGH or the corresponding Bit 59 is 1, the outputs' disable state will be gated and Bit 58 will determine the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while the \overline{nQ} and \overline{QFB} are stopped in a LOW/HIGH state. When OMODE is LOW and its corresponding bit 59 is 0, the outputs disable state will be the tri-state. (See JTAG/I ² C Serial Configurations tables.)
TRST/SEL I	1/1	LVTTL/	TRST- Active LOW input to asynchronously reset the JTAG boundary-scan circuit.
		LVTTL ^(4,5) 3-Level ^(3,4,5)	SEL - Select programming interface control for the dual-function pins. When HIGH, the dual-function pins are set for JTAG programming. When LOW, the dual-function pins are set for I ² C programming and the JTAG interface is asynchronously placed in the Test Logic Reset state.
TDO/ADDR1 C	0/I	LVTTL/	TDO - Serial data output pin for instructions as well as test and programming data. Data is shifted in on the falling edge of TCLK. The pin is tri-stated if data is not being shifted out of the device.
		3-Level ^(3,4,5)	ADDR1 - Used to define a unique I ² C address for this device. Only for I ² C programming. (See JTAG/I ² C Serial Interface Description.)
TMS/ADDR0 I,	1/1	LVTTL/ LVTTL ^(4,5)	TMS - Input pin that provides the control signal to determine the transitions of the JTAG TAP controller state machine. Transitions within the state machine occur at the rising edge of TCLK. Therefore, TMS must be set up before the rising edge of TCLK. TMS is evaluated on the rising edge of TCLK.
	.,.		ADDR0-Used to define a unique I ² C address for this device. Only for I ² C programming. (See JTAG/I ² C Serial Interface Description.)
TCLK/SCLK I	1/1	LVTTL/ LVTTL ^(4,5)	TCLK - The clock input to the JTAG BST circuitry. SCLK - Serial clock for I ² C programming
TDI/SDA I,	1/1	LVTTL/	TDI - Serial input pin for instructions as well as test and programming data. Data is shifted in on the rising edge of TCLK. SDA - Serial data (see JTAG/I ² C Serial Description table)
VDDQN		PWR	Power supply for each pair of outputs. When using 2.5V LVTTL, 1.8V LVTTL, HSTL, or eHSTL outputs, VDDQN should be set to its corresponding outputs (see Front Block Diagram). When using 2.5V LVTTL outputs, VDDQN should be connected to VDD.
Vdd		PWR	Power supply for phase locked loop, lock output, inputs, and other internal circuitry
GND		PWR	Ground

NOTES:

1. Pins listed as LVTTL inputs can be configured to accept 1.8V or 2.5V signals through the use of the I²C/JTAG programming, bit 61. (See JTAG/I²C Serial Description.) 2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate VDDON voltage.

3. 3-level inputs are static inputs and must be tied to Vod or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.

4. The JTAG (TDO, TMS, TCLK, and TDI) and I²C (ADDR1, ADDR0, SCLK, and SDA) signals share the same pins (dual-function pins) for which the TRST/SEL pin will select between the two programming interfaces.

5. JTAG and I²C pins accept 2.5V signals. The JTAG input pins (TMS, TCLK, TDI, TRST) will also accept 1.8V signals.

EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER

INDUSTRIAL TEMPERATURE RANGE

JTAG/ I²C SERIAL DESCRIPTION

Bit	Description
95:62	Reserved Bits. Set bits 95:62 to '0'.
61	Input interface selection for control pins (REF_SEL, \overline{PD} , \overline{PLL} , OMODE \overline{nSOE}). When bit 61 is '1', the control pins are 2.5V LVTTL. When bit 61 is '0', the control pins are 1.8V LVTTL.
60	VCO frequency range. When '0', range is 50MHz-125MHz. When '1', range is 100MHz-250MHz.
59	Output's disable state. See corresponding external pin OMODE for Pin Description table.
58	Positive/Negative edge control. When '0'/'1', the outputs are synchronized with the negative/positive edge of the reference clock.
57	PLL enable/disable. See corresponding external pin $\overline{\text{PLL}_{EN}}$ in Pin Description table. ⁽¹⁾
56	Output disable/enable for $1Q/\overline{1Q}$ outputs. See corresponding external pin $\overline{1SOE}$ in Pin Description table.
55	Output disable/enable for $2Q/\overline{2Q}$ outputs. See corresponding external pin $\overline{2SOE}$ in Pin Description table.
54	Output disable/enable for $3Q/\overline{3Q}$ outputs. See corresponding external pin $\overline{3SOE}$ in Pin Description table.
53	Output disable/enable for $4Q/\overline{4Q}$ outputs. See corresponding external pin $\overline{4SOE}$ in Pin Description table.
52	Output disable/enable for 5Q/ $\overline{5Q}$ outputs. See corresponding external pin $\overline{5SOE}$ in Pin Description table.
51	FB Divide-by-N selection
50	FB Divide-by-N selection
49	FB Divide-by-N selection
48	FB Divide-by-N selection
47	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 1
46	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 1
45	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 2
44	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 2
43	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 3
42	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 3
41	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 4
40	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 4
39	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 5
38	Output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on bank 5
37	FB output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on FB bank
36	FB output drive strength selection for 2.5V LVTTL, 1.8V LVTTL, or HSTL/eHSTL on FB bank
35	REF0 Input interface selection for 2.5V LVTTL, 1.8V LVTTL, or Differential
34	REF0 Input interface selection for 2.5V LVTTL, 1.8V LVTTL, or Differential
33	REF1 input interface selection for 2.5V LVTTL, 1.8V LVTTL, or Differential
32	REF1 input interface selection for 2.5VLVTTL, 1.8VLVTTL, or Differential
31	FB input interface selection for 2.5VLVTTL, 1.8VLVTTL, or Differential
30	FB input interface selection for 2.5V LVTTL, 1.8V LVTTL, or Differential
29	Divide selection for bank 1
28 27	Divide selection for bank 1 Divide selection for bank 1
27	Divide selection for bank 1
20	Divide selection for bank 1
23	Divide selection for bank 1
24	Divide selection for bank2
23	Divide selection for bank2
22	Divide selection for bank2
21	

NOTE:

1. Only for EEPROM operation; bit 57 must be set to 0 to enable the PLL for proper EEPROM operation. The EEPROM access times are based on the VCO frequency of the PLL (refer to the EEPROM Operation section).

JTAG/I²C SERIAL DESCRIPTION, CONT.

Bit	Description
20	Divide selection for bank 2
19	Divide selection for bank 3
18	Divide selection for bank 3
17	Divide selection for bank 3
16	Divide selection for bank 3
15	Divide selection for bank 3
14	Divide selection for bank 4
13	Divide selection for bank 4
12	Divide selection for bank 4
11	Divide selection for bank 4
10	Divide selection for bank 4
9	Divide selection for bank 5
8	Divide selection for bank 5
7	Divide selection for bank 5
6	Divide selection for bank 5
5	Divide selection for bank 5
4	Divide selection for FB bank
3	Divide selection for FB bank
2	Divide selection for FB bank
1	Divide selection for FB bank
0	Divide selection for FB bank

JTAG/ I²C SERIAL CONFIGURATIONS: OUTPUT ENABLE/DISABLE

Bit 59 (OMODE)	Bit 56-52 (nsOE)	Output
X (X)	0 and (L)	Normal Operation
0 and (L)	1 or (H)	Tri-Sate
1 or (H)	1 or (H)	Gated ⁽¹⁾

NOTE:

 OMODE and its corresponding Bit 59 selects whether the outputs are gated LOW/ HIGH or tri-stated. When OMODE is HIGH or the corresponding Bit 59 is 1, the outputs' disable state will be gated. Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/ 1, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW and its corresponding Bit 59 is 0, the outputs' disable state will be the tri-state.

JTAG/I²C SERIAL CONFIGURATIONS: CLOCK INPUT INTERFACE SELEC-TION⁽¹⁾

Bit 31, 33, 35	Bit 30, 32, 34	Interface
0	0	Differential ⁽²⁾
0	1	2.5V LVTTL
1	1	1.8VLVTTL
NOTEO		

NOTES:

1. All other states that are undefined in the table will be reserved.

2. Differential input interface for HSTL/eHSTL, LVEPECL (2.5V), and 2.5V/1.8V LVTTL.

JTAG/I²C SERIAL CONFIGURATIONS: POWERDOWN

PDBit 59 (OMODE)		Output
Н	X (X)	Normal Operation
L	0 and (L)	Tri-Sate
L	1 or (H)	Gated ⁽¹⁾
NOTE		

NOTE:

1. OMODE and its corresponding Bit 59 selects whether the outputs are gated LOW/ HIGH or tri-stated. When OMODE is HIGH or the corresponding Bit 59 is 1, the outputs' disable state will be gated. Bit 58 determines the level at which the outputs stop. When Bit 58 is 0/1, the nQ and QFB are stopped in a HIGH/LOW state, while the \overline{nQ} and \overline{QFB} are stopped in a LOW/HIGH state. When OMODE is LOW and its corresponding Bit 59 is 0, the outputs' disable state will be the tri-state.

JTAG/I²C SERIAL CONFIGURATIONS: OUTPUT DRIVE STRENGTH SELECTION⁽¹⁾

42, 44, 46	Interface
0	2.5VLVTTL
1	1.8VLVTTL
0	HSTL/eHSTL
	42, 44, 46 0 1 0

NOTE:

1. All other states that are undefined in the table will be reserved.

JTAG/I²C SERIAL CONFIGURATIONS: SKEW OR FREQUENCY SELECT⁽¹⁾

Bit 4, 9, 14, 19, 24, 29	Bit 3, 8, 13, 18, 23, 28	Bit 2, 7, 12, 17, 22, 27	Bit 1, 6, 11, 16, 21, 26	Bit 0, 5, 10, 15, 20, 25	Output Skew
0	0	0	0	0	Zero Skew
1	0	0	0	0	Inverted
1	0	0	0	1	Divide-by-2
1	0	0	1	0	Divide-by-4

NOTE:

1. All other states that are undefined in the table will result in zero skew.

JTAG/ I²C SERIAL CONFIGURATIONS: FB DIVIDE-BY-N⁽¹⁾

Bit 51	Bit 50	Bit 49	Bit 48	Divide-by-N	Permitted Output Divide-by-N connected to FB and \overline{FB} /VREF2 $^{(2)}$
0	0	0	0	1	1, 2, 4
0	0	0	1	2	1,2
0	0	1	0	3	1
0	0	1	1	4	1,2
0	1	0	0	5	1,2
0	1	0	1	6	1,2
0	1	1	0	8	1
0	1	1	1	10	1
1	0	0	0	12	1

NOTES:

1. All other states that are undefined in the table will be reserved.

2. Permissible output division ratios connected to FB and FB/VREF2. The frequencies of the REF[1:0] and REF [1:0]/VREF[1:0] inputs will be Fvco/N when the parts are configured for frequency multiplication by using an undivided output for FB and FB/VREF2 and setting N (N = 1-6, 8, 10, 12).

EXTERNAL DIFFERENTIAL FEEDBACK

By providing a dedicated external differential feedback, the IDT5T9821 gives users flexibility with regard to divide selection. The FB and \overline{FB} /VREF2 signals are compared with the input REF[1:0] and \overline{REF} [1:0]/VREF[1:0] signals at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

MASTER RESET FUNCTIONALITY

The IDT5T9821 performs a reset of the internal output divide circuitry when all five output banks are disabled by toggling the $\overline{\text{nSOE}}$ pins HIGH. When one or more banks of outputs are enabled by toggling the $\overline{\text{nSOE}}$ LOW(if the corresponding $\overline{\text{nSOE}}$ programming bits are also set LOW), the divide circuitry starts again from a known state. In the case that the FB output is selected for divide-by-2 or divide-by-4, the FB output will stop toggling while all five $\overline{\text{nSOE}}$ pins and bits are LOW, and loss of lock will occur.

INPUT/OUTPUT SELECTION⁽¹⁾

Input	Output ⁽²⁾
2.5V LVTTL SE	2.5VLVTTL,
1.8V LVTTL SE	1.8VLVTTL,
2.5V LVTTL DSE	HSTL,
1.8V LVTTL DSE	eHSTL
LVEPECL DSE	
eHSTL DSE	
HSTL DSE	
2.5V LVTTL DIF	
1.8V LVTTL DIF	
LVEPECL DIF	
eHSTL DIF	
HSTL DIF	

NOTES:

2. For each output bank.

^{1.} The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the $\overline{\text{REF}}_{[1:0]}$ /VREF[1:0] and $\overline{\text{FB}}$ /VREF2 pins to be left floating. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring VREF[1:0] and VREF2. Differential (DIF) inputs are used only in differential mode.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter		Min.	Max	Unit	
Vінн	Input HIGH Voltage Level ⁽¹⁾	3-Level Inputs Only		Vdd - 0.4	_	V
VIMM	Input MID Voltage Level ⁽¹⁾	3-Level Inputs Only		VDD/2-0.2	$V_{DD}/2 + 0.2$	V
VILL	Input LOW Voltage Level ⁽¹⁾	3-Level Inputs Only		_	0.4	V
		Vin = Vdd	HIGH Level	—	200	
lз	3-Level Input DC Current	$V_{IN} = V_{DD}/2$	MID Level	50	+50	μA
	(ADDR0, ADDR1)	VIN = GND	LOW Level	-200	_	
IPU	Input Pull-Up Current	VDD = Max., VIN = GND		-100	—	μΑ

NOTE:

1. These inputs are normally wired to VDD, GND, or left floating. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched dynamically after powerup, the function and timing of the outputs may be glitched, and the PLL may require additional tLOCK time before all datasheet limits are achieved.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽⁷⁾	Max	Unit
nput Chara	cteristics			-		-	
Іін	Input HIGH Current	VDD = 2.7V	VI = VDDQN/GND	—	_	±5	μA
lı∟	Input LOW Current	VDD = 2.7V	VI = GND/VDDQN	—	_	±5	
Vік	Clamp Diode Voltage	Vdd = 2.3V, Iin =	-18mA	—	- 0.7	- 1.2	V
VIN	DC Input Voltage			- 0.3		+3.6	V
VDIF	DC Differential Voltage ^(2,8)			0.2		—	V
Vсм	DC Common Mode Input Voltage ^(3,8)			680	750	900	mV
VIH	DC Input HIGH ^(4,5,8)			VREF + 100		—	mV
VIL	DC Input LOW ^(4,6,8)			—		Vref - 100	mV
VREF	Single-Ended Reference Voltage ^(4,8)			_	750	_	mV
Jutput Cha	racteristics	-		-			
Maria	Output HOUV/altance	1 0 A		1/ 0.4			M

Vон	Output HIGH Voltage	Iон = -8mA	VDDQN - 0.4		—	V
		Іон = -100μА	VDDQN - 0.1		—	
Vol	Output LOW Voltage	lo∟ = 8mA	—		0.4	V
		lo _L = 100μA	_		0.1	
Vox	nQ/\overline{nQ} and FB/\overline{FB} Output Crossing Point		Vddqn/2 - 150	Vddqn/2	Vddqn/2 + 150	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

- 3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 4. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at VDD = 2.5V, VDDQN = 1.5V, +25°C ambient.

8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current ⁽³⁾	$V_{DDQN} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	112	150	mA
		PLL_EN = HIGH, Outputs enabled, All outputs unloaded			
Iddaa	Quiescent VDDQN Power Supply Current ⁽³⁾	V DDQN = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,	2	75	μA
		$\overline{PLL_EN}$ = HIGH, Outputs enabled, All outputs unloaded			
Iddpd	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	0.3	3	mA
Iddd	Dynamic Vod Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	22	30	μA/MHz
	Current per Output				
Idddq	Dynamic VDDQN Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	19	30	μA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ^(4,5)	VDDQN = 1.5V, FVCO = 100MHz, CL = 15pF	280	400	mA
		VDDAN = 1.5V, FVCO = 250MHz, CL = 15pF	320	450	
Ιτοτα	Total Power VDDQN Supply Current ^(4,5)	VDDQN = 1.5V, FVCO = 100MHz, CL = 15pF	130	200	mA
		VDDQN = 1.5V, FVCO = 250MHz, CL = 15pF	220	330	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. Bit 60 = 1.

5. All outputs are at the same interface level.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	750	mV
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tR, tF	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR eHSTL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽⁷⁾	Max	Unit		
Input Characteristics									
Ін	Input HIGH Current	VDD = 2.7V	$V_{I} = V_{DDQN}/GND$	—	_	±5	μA		
١L	Input LOW Current	VDD = 2.7V	$V_1 = GND/V_{DDQN}$	—		±5			
Vік	Clamp Diode Voltage	VDD = 2.3V, IN = -18mA		—	- 0.7	- 1.2	V		
Vin	DC Input Voltage			- 0.3		+3.6	V		
VDIF	DC Differential Voltage ^(2,8)			0.2		—	V		
Vсм	DC Common Mode Input Voltage ^(3,8)			800	900	1000	mV		
Vін	DC Input HIGH ^(4,5,8)			VREF + 100		_	mV		
VIL	DC Input LOW ^(4,6,8)			—		VREF - 100	mV		
VREF	Single-Ended Reference Voltage ^(4,8)			_	900	_	mV		

Output Characteristics

Vон	Output HIGH Voltage	юн = -8mA	VDDQN - 0.4		_	V
VOIT	Culput nan Vollage					v
		Іон = -100μА	Vddqn - 0.1		—	V
Vol	Output LOW Voltage	Iol = 8mA	—		0.4	V
		lol = 100µA	—		0.1	V
Vox	nQ/\overline{nQ} and FB/ \overline{FB} Output Crossing Point		Vddqn/2 - 150	Vddqn/2	VDDQN/2 + 150	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

3. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.

4. For single-ended operation, in a differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].

5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

7. Typical values are at VDD = 2.5V, VDDQN = 1.8V, +25°C ambient.

8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current ⁽³⁾	rent ⁽³⁾ $V_{DDQN} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$		150	mA
		\overline{PLL}_{EN} = HIGH, Outputs enabled, All outputs unloaded			
Ισραα	Quiescent VDDQN Power Supply Current ⁽³⁾	V DDQN = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,	2	75	μA
		PLL_EN = HIGH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	0.3	3	mA
lddd	Dynamic Vod Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	22	30	µA/MHz
	Current per Output				
IDDDQ	Dynamic VDDQN Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	22	30	µA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ^(4,5)	VDDQN = 1.8V, FVCO = 100MHz, CL = 15pF	280	400	mA
		VDDQN = 1.8V, FVCO = 250MHz, CL = 15pF	330	450	
Ιτοτα	Total Power VDDQN Supply Current ^(4,5)	VDDQN = 1.8V, FVC0 = 100MHz, CL = 15pF	160	250	mA
		VDDQN = 1.8V, FVC0 = 250MHz, CL = 15pF	270	400	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. Bit 60 = 1.

5. All outputs are at the same interface level.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	900	mV
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tR, tF	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR LVEPECL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽²⁾	Max	Unit			
Input Chara	Input Characteristics									
Ін	Input HIGH Current	VDD = 2.7V	VI = VDDQN/GND	_	_	±5	μA			
١ı	Input LOW Current	VDD = 2.7V	$V_{I} = GND/V_{DDQN}$	—	_	±5				
Vik	Clamp Diode Voltage	VDD = 2.3V, IIN = -18mA		—	- 0.7	- 1.2	V			
Vin	DC Input Voltage			- 0.3	_	3.6	V			
Vсм	DC Common Mode Input Voltage ^(3,5)			915	1082	1248	mV			
VREF	Single-Ended Reference Voltage ^(4,5)			_	1082	—	mV			
VIH	DC Input HIGH			1275	_	1620	mV			
VIL	DC Input LOW			555	_	875	mV			

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at VDD = 2.5V, +25°C ambient.

3. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.

4. For single-ended operation while in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].

5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	732	mV
Vx	Differential Input Signal Crossing Point ⁽²⁾	1082	mV
Vтнi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tR, tF	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V LVTTL⁽¹⁾

Symbol	Parameter	Test Co	onditions	Min.	Typ. ⁽⁸⁾	Max	Unit
Input Chara	cteristics						
Іін	Input HIGH Current	VDD = 2.7V	VI = VDDQN/GND	—	_	±5	μA
١L	Input LOW Current	VDD = 2.7V	VI = GND/VDDQN	—	_	±5	
Vік	Clamp Diode Voltage	Vdd = 2.3V, Iin =	-18mA	—	- 0.7	- 1.2	V
VIN	DC Input Voltage			- 0.3		+3.6	V
Single-End	ed Inputs ⁽²⁾						
Vін	DC Input HIGH			1.7		—	V
VIL	DC Input LOW			—		0.7	V
Differential	Inputs						
VDIF	DC Differential Voltage ^(3,9)			0.2		—	V
Vсм	DC Common Mode Input Voltage ^(4,9)			1150	1250	1350	mV
Vін	DC Input HIGH ^(5,6,9)			VREF + 100		—	mV
VIL	DC Input LOW ^(5,7,9)			—		VREF - 100	mV
VREF	Single-Ended Reference Voltage ^(5,9)			—	1250	—	mV
Output Cha	racteristics					•	
Vон	Output HIGH Voltage	lон = -12mA		VDDON - 0.4		_	V

Vон	Output HIGH Voltage	Іон = -12mA	Vddqn - 0.4	_	V
		Іон = -100μА	VDDQN - 0.1	-	V
Vol	Output LOW Voltage	lol = 12mA	—	0.4	V
		lol = 100μA	—	0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. For 2.5V LVTTL single-ended operation, Bits 35/34, 33/32, 31/30 = 0/1 or 1/0, and $\overline{\mathsf{REF}}_{[1:0]}/\mathsf{VREF}_{[1:0]}$ is left floating. If Bits 47 - 36 = 0, $\overline{\mathsf{FB}}/\mathsf{VREF}_2$ should be left floating.

3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

5. For single-ended operation, in differential mode, $\overline{\text{REF}}_{[1:0]}/\text{VREF}_{[1:0]}$ is tied to the DC voltage VREF[1:0].

6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

8. Typical values are at VDD = 2.5V, VDDQN = VDD, +25°C ambient.

9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current ⁽³⁾	$V_{DDQN} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	112	150	mA
		PLL_EN = HIGH, Outputs enabled, All outputs unloaded			
Iddqq	Quiescent VDDQN Power Supply Current ⁽³⁾	$V_{DDQN} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	15	75	μΑ
		PLL_EN = HIGH, Outputs enabled, All outputs unloaded			
Iddpd	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	0.3	3	mA
lddd	Dynamic Vod Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	21	30	μA/MHz
	CurrentperOutput				
Idddq	Dynamic VDDQN Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	33	40	μA/MHz
	CurrentperOutput				
Ітот	Total Power VDD Supply Current ^(4,5)	VDDQN = 2.5V., FVCO = 100MHz, CL = 15pF	280	400	mA
		VDDQN = 2.5V., FVCO = 250MHz, CL = 15pF	320	450	
Ιτοτα	Total Power VDDQN Supply Current ^(4,5)	VDDQN = 2.5V., FVCO = 100MHz, CL = 15pF	210	320	mA
		VDDQN = 2.5V., FVCO = 250MHz, CL = 15pF	345	530	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. Bit 60 = 1.

5. All outputs are at the same interface level.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	Vdd	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	VDD/2	V
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2.5	V/ns

NOTES:

1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
VIH	Input HIGH Voltage	Vdd	V
VIL	Input LOW Voltage	0	V
Vтні	Input Timing Measurement Reference Level ⁽¹⁾	VDD/2	V
tR, tF	Input Signal Edge Rate ⁽²⁾	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

0.1

v

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V LVTTL⁽¹⁾

Symbol	Parameter	Test Co	onditions	Min.	Typ. ⁽⁸⁾	Max	Unit
Input Chara	acteristics						
Іін	Input HIGH Current	$V_{DD} = 2.7V$	VI = VDDQN/GND	—	_	±5	μA
١L	Input LOW Current	$V_{DD} = 2.7V$	VI = GND/VDDQN	—	_	±5	
Vік	Clamp Diode Voltage	Vdd = 2.3V, Iin =	-18mA	—	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		VDDQN + 0.3	V
Single-Enc	ded Inputs ⁽²⁾						
Vін	DC Input HIGH			1.073(10)		—	V
VIL	DC Input LOW			—		0.683(11)	V
Differentia	Inputs						
VDIF	DC Differential Voltage ^(3,9)			0.2			V
Vсм	DC Common Mode Input Voltage ^(4,9)			825	900	975	mV
Vін	DC Input HIGH ^(5,6,9)			VREF + 100		—	mV
VIL	DC Input LOW ^(5,7,9)			—		VREF - 100	mV
VREF	Single-Ended Reference Voltage ^(5,9)			—	900	_	mV
Output Cha	aracteristics						
Vон	Output HIGH Voltage	Iон = -6mA		VDDQN - 0.4		_	V
		Іон = -100μА		VDDQN - 0.1		_	V
Vol	Output LOW Voltage	lo∟ = 6mA		—		0.4	V
	1						

NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 1.8V LVTTL single-ended operation, Bits 35 30 = 0 and REF[1:0]/VREF[1:0] is left floating. If Bits 47/46, 45/44, 43/42, 41/40, 39/38, 37/36 = 0/1, FB/VREF2 should be left floating.

 $IOL = 100 \mu A$

- 3. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 5. For single-ended operation in differential mode, REF_[1:0]/VREF_[1:0] is tied to the DC voltage VREF_[1:0]. The input is guaranteed to toggle within ±200mV of VREF_[1:0] when VREF_[1:0] is constrained within ±600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the REF_[1:0] input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, VREF_[1:0] must be maintained at 900mV with appropriate tolerances.
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDON = 1.8V, +25°C ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)
- 10. This value is the worst case minimum V_H over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is $V_{IH} = 0.65 * V_{DD}$ where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value ($V_{IH} = 0.65 * [1.8 0.15V]$) rather than reference against a nominal 1.8V supply.
- 11. This value is the worst case maximum V_{IL} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V_{IL} = 0.35 * V_{DD} where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V_{IL} = 0.35 * [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.

POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current ⁽³⁾	$V_{DDQN} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	112	150	mA
		$\overline{PLL_EN}$ = HIGH, Outputs enabled, All outputs unloaded			
Ισραα	Quiescent VDDQN Power Supply Current ⁽³⁾	$V_{DDQN} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	2	75	μΑ
		$\overline{PLL_EN}$ = HIGH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL_EN} = HIGH$	0.3	3	mA
lodd	Dynamic Vod Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	19	30	μA/MHz
	Current per Output				
Idddq	Dynamic VDDQN Power Supply	VDD = Max., VDDQN = Max., CL = 0pF	22	30	μA/MHz
	Current per Output				
Ітот	Total Power VDD Supply Current ^(4,5)	VDDQN = 1.8V., Fvco = 100MHz, CL = 15pF	275	400	mA
		VDDQN = 1.8V., Fvco = 250MHz, CL = 15pF	310	450	
Ιτοτα	Total Power VDDQN Supply Current ^(4,5)	VDDQN = 1.8V., Fvco = 100MHz, CL = 15pF	135	200	mA
		VDDQN = 1.8V., Fvco = 250MHz, CL = 15pF	200	300	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

4. Bit 60 = 1.

5. All outputs are at the same interface level.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	Vddi	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	VDDI/2	mV
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1.8	V/ns

NOTES:

1. Vodi is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Volr (AC) specification under actual use conditions.

2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
Vін	Input HIGH Voltage ⁽¹⁾	VDDI	V
VIL	Input LOW Voltage	0	V
Vтні	Input Timing Measurement Reference Level ⁽²⁾	Vddi/2	mV
tr, tr	Input Signal Edge Rate ⁽³⁾	2	V/ns

NOTES:

1. VDDI is the nominal 1.8V supply (1.8V \pm 0.15V) of the part or source driving the input.

2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

All outputs at the same interface level

Symbol	Parameter		Min.	Тур.	Max	Unit
FNOM	VCO Frequency Range see JTAG/I ² C			ations: VCC) Frequency Rar	ıge tabl
tRPW	Reference Clock Pulse Width HIGH or LOW		1		—	ns
tepw	Feedback Input Pulse Width HIGH or LOW		1		—	ns
tsĸ(o)	Output Skew (Rise-Rise, Fall-Fall, Nominal)	1,2)	—		100	ps
tsκ1(ω)	Multiple Frequency Skew (Rise-Rise, Fall-Fa	ll, Nominal-Divided, Divided-Divided) ^(1,2,3)	—	_	100	ps
tsκ2(ω)	Multiple Frequency Skew (Rise-Fall, Nomina	I-Divided, Divided-Divided) ^(1,2,3)	—	_	300	ps
tsĸ1(INV)	Inverting Skew (Nominal-Inverted) ^(1,2)		—		300	ps
tsk2(INV)	Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fa	II, Inverted-Divided) ^(1,2,3)	—		300	ps
tsk(pr)	Process Skew ^(1,2,4)		—		300	ps
t(ф)	REF Input to FB Static Phase Offset ⁽⁵⁾		-100		100	ps
todcv	Output Duty Cycle Variation from 50% ^(11,12)	1.8VLVTTL	-375	_	375	ps
		2.5V LVTTL	-275	_	275	
torise	Output Rise Time ⁽⁶⁾	HSTL / eHSTL / 1.8V LVTTL	—	—	1.2	ns
		2.5V LVTTL	—	_	1	
tofall	Output Fall Time ⁽⁶⁾	HSTL/eHSTL/1.8VLVTTL	—	_	1.2	ns
		2.5V LVTTL	—		1	
t.	Power-up PLL Lock Time ⁽⁷⁾		—		4	ms
t∟(ω)	PLL Lock Time After Input Frequency Change	9 ⁽⁷⁾	—		1	ms
tL(PD)	PLL Lock Time After Asserting \overline{PD} Pin ⁽⁷⁾		—	_	1	ms
tL(REFSEL1)	PLL Lock Time After Change in REF_SEL ^{(7,9}	3)	—	_	100	μs
tl(REFSEL2)	PLL Lock Time After Change in REF_SEL (R	EF1 and REF0 are different frequency) $^{(7)}$	—		1	ms
tлт(cc)	Cycle-to-Cycle Output Jitter (peak-to-peak) ^{(2,6}	3)	—	50	75	ps
tJIT(PER)	Period Jitter (peak-to-peak) ^(2,8)		_	_	75	ps
tjit(HP)	Half Period Jitter (peak-to-peak) ^(2,8,10)		_		125	ps
tjit(duty)	Duty Cycle Jitter (peak-to-peak) ^(2,8)		_	_	100	ps
Vox	HSTL and eHSTL Differential True and Comp	lementary Output Crossing Voltage Level	VDDQN/2 - 150	VDDQN/2	VDDQN/2 + 150	mV

NOTES:

1. Skew is the time between the earliest and latest output transition among all outputs when all outputs are loaded with the specified load.

For differential LVTTL outputs, the measurement is made at VDDON/2, where the true outputs are only compared with other true outputs and the complementary outputs are only compared to other complementary outputs. For differential HSTL/eHSTL outputs, the measurement is made at the crossing point (Vox) of the true and complementary signals.
 There are three classes of outputs: nominal (zero delay), inverted, and divided (divide-by-2 or divide-by-4 mode).

4. tsk(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDON, ambient temperature, air flow, etc.).

5. t(\$\phi\$) is measured with REF and FB the same type of input, the same rise and fall times. For 1.8V / 2.5V LVTTL input and output, the measurement is taken from VTHI on REF to VTHI on FB. For HSTL / eHSTL input and output, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to zero delay, FB input divider is set to divide-by-one, and Bit 60 = 1.

6. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.

 tL, tL(ω), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDAN is stable and within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(φ) is within specified limits.

8. The jitter parameters are measured with all outputs selected for zero delay, FB input divider is set to divide-by-one, and Bit 60 = 1.

9. Both REF inputs must be the same frequency, but up to $\pm 180^{\circ}$ out of phase.

10. For HSTL/eHSTL outputs only.

11. For LVTTL outputs only.

12. topcv is measured with all outputs selected for zero delay.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

All outputs at the different interface level

Symbol	Parameter		Min.	Тур.	Max	Unit
FNOM	VCO Frequency Range	see JTAG/I ² C	Serial Configura	ations: VCC	Frequency Rar	nge tak
tRPW	Reference Clock Pulse Width HIGH or LOW		1	—	—	ns
tFPW	Feedback Input Pulse Width HIGH or LOW		1	—	—	ns
tsk(o)	Output Skew (Rise-Rise, Fall-Fall, Nominal) ⁽¹⁾	1,2)	_	—	250	ps
tsκ1(ω)	Multiple Frequency Skew (Rise-Rise, Fall-Fa	II, Nominal-Divided, Divided-Divided) ^(1,2,3)	—	—	500	ps
tsκ2(ω)	Multiple Frequency Skew (Rise-Fall, Nomina	I-Divided, Divided-Divided) ^(1,2,3)	—	—	500	ps
tsk1(INV)	Inverting Skew (Nominal-Inverted) ^(1,2)		—	—	500	ps
tsk2(INV)	Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fal	II, Inverted-Divided) ^(1,2,3)	—	—	500	ps
tsk(PR)	Process Skew ^(1,2,4)		—	—	400	ps
t(ф)	REF Input to FB Static Phase Offset ⁽⁵⁾	REF Input to FB Static Phase Offset ⁽⁵⁾		—	200	ps
todcv	Output Duty Cycle Variation from 50% ^(11,12)	1.8VLVTTL	-475	_	475	ps
		2.5V LVTTL	-375	_	375	
torise	Output Rise Time ⁽⁶⁾	HSTL/eHSTL/1.8VLVTTL	—	_	1.2	ns
		2.5V LVTTL	—	_	1	
tofall	Output Fall Time ⁽⁶⁾	HSTL/eHSTL/1.8VLVTTL	—	_	1.2	ns
		2.5V LVTTL	—	_	1	1
t.	Power-up PLL Lock Time ⁽⁷⁾		_	—	4	ms
t∟(ω)	PLL Lock Time After Input Frequency Change	(7)	—	_	1	ms
tL(PD)	PLL Lock Time After Asserting \overline{PD} Pin ⁽⁷⁾		—	—	1	ms
tL(REFSEL1)	PLL Lock Time After Change in REF_SEL ^{(7,9}))	—	_	100	μs
tL(REFSEL2)	PLL Lock Time After Change in REF_SEL (R	EF1 and REF0 are different frequency) $^{(7)}$	—	_	1	ms
tлт(сс)	Cycle-to-Cycle Output Jitter (peak-to-peak) ^{(2,6}	3)	_	_	100	ps
tJIT(PER)	Period Jitter (peak-to-peak) ^(2,8)		_	_	100	ps
tjit(hp)	Half Period Jitter (peak-to-peak) ^(2,8,10)		_	_	200	ps
tjit(duty)	Duty Cycle Jitter (peak-to-peak) ^(2,8)		_	_	150	ps
Vox	HSTL and eHSTL Differential True and Comp	lementary Output Crossing Voltage Level	VDDQN/2 - 150	VDDQN/2	VDDQN/2 + 150	m\

NOTES:

1. Skew is the time between the earliest and latest output transition among all outputs when all outputs are loaded with the specified load.

For differential LVTTL outputs, the measurement is made at VDDON/2, where the true outputs are only compared with other true outputs and the complementary outputs are only compared to other complementary outputs. For differential HSTL/eHSTL outputs, the measurement is made at the crossing point (Vox) of the true and complementary signals.
 There are three classes of outputs: nominal (zero delay), inverted, and divided (divide-by-2 or divide-by-4 mode).

4. tsk(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDON, ambient temperature, air flow, etc.).

t(\$\phi\$) is measured with REF and FB the same type of input, the same rise and fall times. For 1.8V / 2.5V LVTTL input and output, the measurement is taken from VTHI on REF to VTHI on FB. For HSTL / eHSTL input and output, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to zero delay, FB input divider is set to divide-by-one, and Bit 60 = 1.

6. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.

7. tL, tL(\u0), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDON is stable and within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(\$\phi\$) is within specified limits.

8. The jitter parameters are measured with all outputs selected for zero delay, FB input divider is set to divide-by-one, and Bit 60 = 1.

9. Both REF inputs must be the same frequency, but up to $\pm 180^{\circ}$ out of phase.

10. For HSTL/eHSTL outputs only.

11. For LVTTL outputs only.

12. topcv is measured with all outputs selected for zero delay.

AC DIFFERENTIAL INPUT SPECIFICATIONS⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max	Unit
tw	Reference/Feedback Input Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) $^{\scriptscriptstyle (2)}$	1		-	ns
	Reference/Feedback Input Clock Pulse Width HIGH or LOW ($2.5V/1.8VLVTTL$ outputs) ⁽²⁾	1			
HSTL/eHSTL	/1.8V LVTTL/2.5V LVTTL				
VDIF	AC Differential Voltage ⁽³⁾	400			mV
VIH	AC Input HIGH ^(4,5)	Vx + 200			mV
VIL	AC Input LOW ^(4,6)	_		Vx - 200	mV
LVEPECL					
VDIF	AC Differential Voltage ⁽³⁾	400			mV
VIH	AC Input HIGH ⁽⁴⁾	1275			mV
VIL	AC Input LOW ⁽⁴⁾	_	_	875	mV

NOTES:

1. For differential input mode, Bits 35 - 30 = 1.

2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by VDIF has been met or exceeded.


3. Differential mode only. VDIF specifies the minimum input voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.

4. For single-ended operation, $\overline{\mathsf{REF}}_{[1:0]}/\mathsf{VREF}_{[1:0]}$ is tied to the DC voltage $\mathsf{VREF}_{[1:0]}$. Refer to each input interface's DC specification for the correct $\mathsf{VREF}_{[1:0]}$ range.

5. Voltage required to switch to a logic HIGH, single-ended operation only.

6. Voltage required to switch to a logic LOW, single-ended operation only.


AC TIMING DIAGRAM⁽¹⁾




NOTE:

1. The AC TIMING DIAGRAM applies to Bit 58 = 1. For Bit 58 = 0, the negative edge of FB aligns with the negative edge of REF[1:0], divided outputs change on the negative edge of REF[1:0], and the positive edges of the divide-by-2 and divide-by-4 signals align.

JITTER AND OFFSET TIMING WAVEFORMS




Duty-Cycle Jitter






NOTE: 1. 1/fo = average period.



NOTE: 1. 1/fo = average period.

TEST CIRCUITS AND CONDITIONS




Test Circuit for Differential Input⁽¹⁾


DIFFERENTIAL INPUT TEST CONDITIONS

Symbol	$V_{\text{DD}} = 2.5V \pm 0.2V$	Unit
R1	100	Ω
R2	100	Ω
Vddi	Vсм*2	V
	HSTL: Crossing of REF[1:0] and $\overline{\text{REF}}$ [1:0]	
	eHSTL: Crossing of REF[1:0] and $\overline{\text{REF}}$ [1:0]	
Vтні	LVEPECL: Crossing of REF[1:0] and $\overline{\text{REF}}$ [1:0]	V
	1.8V LVTTL: VDDI/2	
	2.5V LVTTL: VDD/2	

NOTE:

1. This input configuration is used for all input interfaces. For single-ended testing, the $\overline{\text{REF}}_{[1:0]}$ must be left floating. For testing single-ended in differential input mode, the $\overline{\text{Vin}}$ should be floating.





Test Circuit for Outputs

DIFFERENTIAL OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
	VDDQN = Interface Specified	
C∟	15	pF
R1	100	Ω
R2	100	Ω
Vox	HSTL: Crossing of nQ and \overline{nQ}	V
	eHSTL: Crossing of nQ and \overline{nQ}	
Vтно	1.8V LVTTL: VDDQN/2	V
	2.5V LVTTL: VDDQN/2	
SW1	SW1 1.8V/2.5V LVTTL	
	HSTL/eHSTL	Closed

Test Circuit for Differential Feedback

DIFFERENTIAL FEEDBACK TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
	VDDQN = Interface Specified	
C∟	15	pF
R1	100	Ω
R2	100	Ω
Vox	HSTL: Crossing of QFB and $\overline{\text{QFB}}$	V
	eHSTL: Crossing of QFB and $\overline{\text{QFB}}$	
Vтно	1.8V LVTTL: VDDQN/2	V
	2.5V LVTTL: VDDQN/2	
SW1	SW1 1.8V/2.5V LVTTL	
	HSTL/eHSTL	Closed

JTAG/I²C SERIAL CONFIGURATIONS: VCOFREQUENCY SELECT

Bit 60	Min.	Max.		
0 50Mhz		125MHz		
1	100MHz	250Mhz		

I²C SERIAL INTERFACE CONTROL

The I²C interface permits the configuration of the IDT5T9821. The IDT5T9821 is a read/write slave device meeting Philips I²C bus specifications. The I²C bus is controlled by a master device that generates the serial clock SCLK, controls bus access, and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter and receiver but the master device determines which mode is activated.

BUS CONDITIONS

Data transfer on the bus can only be initiated when the bus is not busy. During data transfer, the data line (SDA) must remain stable whenever the clock line (SCLK) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the l^2C bus protocol and are illustrated in figure 1.

NOT BUSY

Both the data (SDA) and clock (SCLK) lines remain high to indicate the bus is not busy.

START DATA TRANSFER

A high to low transition of the SDA line while the SCLK input is high indicates a START condition. All commands to the device must be preceded by a START condition.

STOP DATA TRANSFER

A low to high transition of the SDA line while SCLK is held high indicates a STOP condition. All commands to the device must be followed by a STOP condition.

DATA VALID

The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCLK line after a START condition occurs. The data on the SDA line must be changed only during the low period of the SCLK signal. There is one clock pulse per data bit. Each data transfer is initiated by a START condition and terminated with a STOP condition.

ACKNOWLEDGE

When addressed, the receiving device is required to generate an Acknowledge after each byte is received. The master device must generate an extra clock pulse to coincide with the Acknowledge bit. The acknowledging device must pull the SDA line low during the high period of the master acknowledge clock pulse. Setup and hold times must be taken into account.

I²C BUS OPERATION

The IDT5T9821 I²C interface supports Standard-Mode (100kHz) and Fast-Mode (400kHz) data transfer rates. Data is transferred in bytes in sequential order from the lowest to highest byte. After generating a START condition, the bus master broadcasts a 7-bit slave address followed by a read/write bit.

I²C ADDRESS

A7	A6	A5	A4	A3	A2	A1
1	1	0	1	Х	Х	Х

Address A0 is the read/write bit and is set to '0' for writes and '1' for reads. The ADDR0 and ADDR1 tri-level pins allow the last three bits of the 7-bit address to be defined by the user.

ADDR1	ADDR0	A3	A2	A1
LOW	LOW	0	0	0
LOW	MID	0	0	1
LOW	HIGH	0	1	0
MID	LOW	0	1	1
MID	MID	1	0	0
MID	HIGH	1	0	1
HIGH	LOW	1	1	0
HIGH	MID	1	1	1
HIGH	HIGH	1	1	0

WRITE OPERATION

(see I²C Interface Definition for ProgWrite)

To initiate a write operation (ProgWrite), the read/write bit is set to '0'. During the write operation, the first two bytes transferred must be the Device Address followed by the Command Code. The internal programming registers of the device ignore these first two bytes. The subsequent bytes are the Data Bytes, which total twelve. All twelve Data Bytes must be written into the device during the write operation in order for the internal programming registers to be updated. If a STOP condition is generated before the 12th Data Byte, the internal programming registers will remain unchanged to prevent an invalid PLL configuration. An Acknowledge by the device between each byte must occur before the next byte is sent. After the transfer of the 12th Data Byte, an Acknowledge signal will be sent to the bus master after which it will generate a STOP condition. Once the STOP condition has occurred, the internal programming registers of the device will be updated.

READOPERATION

(see PC Interface Definition for ProgRead)

To initiate a read operation (ProgRead), the read/write bit is set to '1'. During the read operation, there will be a total of fourteen data bytes returned following an Acknowledge of the device address. The first two data bytes are the ID Byte and a Reserved Byte, in that order. The subsequent bytes are the same twelve Data Bytes that were written during the write operation. The read back can be terminated at any time by issuing a STOP condition.

I²C ID BYTE

ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	
0	0	0	0	0	1	0	1	

IDT5T9821 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER

EEPROMOPERATION

(see PC Interface Definition for the EEPROM instructions)

The IDT5T9821 can also store its configuration in internal EEPROM. The contents of the device's internal programming registers can be saved to the EEPROM by issuing a save instruction (ProgSave) and can be loaded back to the internal programming registers by issuing a restore instruction (ProgRestore). To initiate a save or restore, only two bytes are transferred. The Device Address is issued with the read/write bit set to '0' followed by the appropriate Command Code. The save or restore instruction executes after the STOP condition is received, during which time the IDT5T9821 will not generate Acknowledge bits. The device is ready to accept a new programming instruction once it Acknowledges its 7-bit address. The time it takes for the save and restore instructions to complete depends on the PLL oscillator frequency, Fvco. The restore time, TRESTORE, and the save time, TSAVE, can be calculated as follows:

TRESTORE = 1.23X10 ⁹ /Fvco	(mS)
TSAVE = 3.09X10 ⁹ /FVCO + 52	(mS)


In order for the save and restore instructions to function properly, the IDT5T9821 must not be in power-down mode (\overline{PD} must be HIGH), and the PLL must be enabled (\overline{PLL} _EN must be LOW and Bit 57 = 0).

On power-up of the IDT5T9821, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The auto-restore will not function properly if the device is in power-down mode (\overline{PD} must be HIGH). The device's auto-restore feature will function regardless of the state of the $\overline{PLL_EN}$ pin or Bit 57. The IDT5T9821 will be ready to accept a programming instruction once it acknowledges its 7-bit I²C address. The time it takes for the device to complete the auto-restore is approximately 3ms.

PROGRAMMINGNOTES

Once the IDT5T9821 has been programmed either with a ProgWrite or ProgRestore instruction, the device will attempt to achieve phase lock using the new PLL configuration. If there is a valid REF and FB input clock connected to the device and it does not achieve lock, the user should issue a ProgRead instruction to confirm that the PLL configuration data is valid.

On power-up and before the automatic ProgRestore instruction has completed, the internal programming registers will contain the value of '0' for all bits 95:0. The PLL will remain at the minimum frequency and will not achieve phase lock until after the automatic restore is completed. If the outputs are enabled by the \overline{nSOE} pins, the outputs will toggle at the minimum frequency. If the outputs are disabled by the \overline{nSOE} pins and the OMODE pin is set HIGH, the nQ and QFB are stopped HIGH, while \overline{nQ} and \overline{QFB} are stopped LOW.







Figure 1: PC Timing Data

I²C INTERFACE DEFINITION

		Device A	ddress	W		Command Code			Data		
ProgWrite	S	7'b110	1xxx	0	A	8'bxxxxx00		Α	Data Byte 1 (Bits 95 - 88)	Α	
		М	L			М	L		Data Byte 2	А	
		S B	S B			S B	S B		Data Byte 3	А	
		Б	D			D	D		Data Byte 4	Α	
									Data Byte 5	Α	
									Data Byte 6	Α	
		Dart #		Byte:					Data Byte 7	Α	
		Part # 5T9821	ID 0000						Data Byte 8	Α	
									Data Byte 9	Α	
									Data Byte 10	Α	
									Data Byte 11	А	
									Data Byte 12 (Bits 7 - 0)	Α	Р
								L			

		Device Address	R		ID Byte		
ProgRead	S	7'b1101xxx	1	А	8'b00000101	A]
					Reserved Byte	A	
					Data Byte 1 (Bits 95 - 88)	Α]
					Data Byte 2	А	
					Data Byte 3	А	
					Data Byte 4	А	
					Data Byte 5	Α	
					Data Byte 6	Α	
					Data Byte 7	Α	
					Data Byte 8	Α	
					Data Byte 9	Α	
					Data Byte 10	Α	
					Data Byte 11	Α	
					Data Byte 12 (Bits 7 - 0)	Α	P



I²C BUS DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vін	Input HIGH Level		0.7 * Vdd			V
VIL	Input LOW Level				0.3 * VDD	V
VHYS	Hysteresis of Inputs		0.05 * Vdd			V
lin	Input Leakage Current				±1.0	μΑ
Vol	Output LOW Voltage	Iol = 3 mA			0.4	V

I²C BUS AC CHARACTERISTICS FOR STANDARD MODE

Symbol	Parameter	Min	Тур	Max	Unit
Fsclk	Serial Clock Frequency (SCLK)	0		100	KHz
t BUF	Bus free time between STOP and START	4.7			μs
tsu:start	Setup Time, START	4.7			μs
thd:start	Hold Time, START	4			μs
tsu:data	Setup Time, data input (SDA)	250			ns
thd:data	Hold Time, data input (SDA) ⁽¹⁾	0			μs
tovp	Output data valid from clock			3.45	μs
Св	Capacitive Load for Each Bus Line			400	pF
tR	Rise Time, data and clock (SDA, SCLK)			1000	ns
tr	Fall Time, data and clock (SDA, SCLK)			300	ns
thigh	HIGH Time, clock (SCLK)	4			μs
tLOW	LOW Time, clock (SCLK)	4.7			μs
tsu:stop	Setup Time, STOP	4			μs

NOTE:

1. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

I²C BUS AC CHARACTERISTICS FOR FAST MODE

Symbol	Parameter	Min	Тур	Max	Unit
Fsclk	Serial Clock Frequency (SCLK)	0		400	KHz
tBUF	Bus free time between STOP and START	1.3			μs
tsu:start	Setup Time, START	0.6			μs
thd:start	Hold Time, START	0.6			μs
tsu:data	Setup Time, data input (SDA)	100			ns
thd:data	Hold Time, data input (SDA) ⁽¹⁾	0			μs
tovp	Output data valid from clock			0.9	μs
Св	Capacitive Load for Each Bus Line			400	pF
tR	Rise Time, data and clock (SDA, SCLK)	20 + 0.1 * Св		300	ns
tr	Fall Time, data and clock (SDA, SCLK)	20 + 0.1 * Св		300	ns
thigh	HIGH Time, clock (SCLK)	0.6			μs
tLOW	LOW Time, clock (SCLK)	1.3			μs
tsu:stop	Setup Time, STOP	0.6			μs

NOTE:

1. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

IDT5T9821 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER

INDUSTRIAL TEMPERATURE RANGE

JTAGINTERFACE


Five additional pins (TDI, TDO, TMS, TCLK and TRST) are provided to support the JTAG boundary scan interface. The IDT5T9821 incorporates the necessary tap controller and modified pad cells to implement the JTAG facility.

Note that IDT provides appropriate Boundary Scan Description Language program files for these devices.

The Standard JTAG interface consists of four basic elements:

- Test Access Port (TAP)
- TAP controller
- Instruction Register (IR)
- Data Register Port (DR)

The following sections provide a brief description of each element. For a complete description refer to the IEEE Standard Test Access Port Specification (IEEE Std. 1149.1-1990).




Boundary Scan Architecture

TEST ACCESS PORT (TAP)

The Tap interface is a general-purpose port that provides access to the internal of the processor. It consists of four input ports (TCLK, TMS, TDI, \overline{TRST}) and one output port (TDO).

THE TAP CONTROLLER

The Tap controller is a synchronous finite state machine that responds to TMS and TCLK signals to generate clock and control signals to the Instruction and Data Registers for capture and update of data.



TAP Controller State Diagram

NOTES:

2. TAP controller must be reset before normal PLL operations can begin.

Refer to the IEEE Standard Test Access Port Specification (IEEE Std. 1149.1) for the full state diagram

All state transitions within the TAP controller occur at the rising edge of the TCLK pulse. The TMS signal level (0 or 1) determines the state progression that occurs on each TCLK rising edge. The TAP controller takes precedence over the PLL and must be reset after power up of the device. See TRST description for more details on TAP controller reset.

Test-Logic-Reset All test logic is disabled in this controller state enabling the normal operation of the IC. The TAP controller state machine is designed in such a way that, no matter what the initial state of the controller is, the Test-Logic-Reset state can be entered by holding TMS at high and pulsing TCLK five times. This is the reason why the Test Reset (TRST) pin is optional.

Run-Test-Idle In this controller state, the test logic in the IC is active only if certain instructions are present. For example, if an instruction activates the self test, then it will be executed when the controller enters this state. The test logic in the IC is idles otherwise.

Select-DR-Scan This is a controller state where the decision to enter the Data Path or the Select-IR-Scan state is made.

Select-IR-Scan This is a controller state where the decision to enter the Instruction Path is made. The Controller can return to the Test-Logic-Reset state otherwise.

Capture-IR In this controller state, the shift register bank in the Instruction Register parallel loads a pattern of fixed values on the rising edge of TCLK. The last two significant bits are always required to be "01".

Shift-IR In this controller state, the instruction register gets connected between TDI and TDO, and the captured pattern gets shifted on each rising edge of TCLK. The instruction available on the TDI pin is also shifted in to the instruction register.

Exit1-IR This is a controller state where a decision to enter either the Pause-IR state or Update-IR state is made.

Pause-IR This state is provided in order to allow the shifting of instruction register to be temporarily halted.

Exit2-DR This is a controller state where a decision to enter either the Shift-IR state or Update-IR state is made.

Update-IR In this controller state, the instruction in the instruction register is latched in to the latch bank of the Instruction Register on every falling edge of TCLK. This instruction also becomes the current instruction once it is latched.

Capture-DR In this controller state, the data is parallel loaded in to the data registers selected by the current instruction on the rising edge of TCLK.

Shift-DR, Exit1-DR, Pause-DR, Exit2-DR and Update-DR These controller states are similar to the Shift-IR, Exit1-IR, Pause-IR, Exit2-IR and Update-IR states in the Instruction path.

^{1.} Five consecutive TCLK cycles with TMS = 1 will reset the TAP.

IDT5T9821 EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER

THE INSTRUCTION REGISTER

The Instruction register allows an instruction to be shifted in serially into the processor at the rising edge of TCLK.

The Instruction is used to select the test to be performed, or the test data register to be accessed, or both. The instruction shifted into the register is latched at the completion of the shifting process when the TAP controller is at Update-IR state.

The instruction register must contain 4 bit instruction register-based cells which can hold instruction data. These mandatory cells are located nearest the serial outputs they are the least significant bits.

TEST DATA REGISTER

The Test Data register contains three test data registers: the Bypass, the Boundary Scan register and Device ID register.

These registers are connected in parallel between a common serial input and a common serial data output.

The following sections provide a brief description of each element. For a complete description, refer to the IEEE Standard Test Access Port Specification (IEEE Std. 1149.1-1990).

TEST BYPASS REGISTER

The register is used to allow test data to flow through the device from TDI to TDO. It contains a single stage shift register for a minimum length in serial

path. When the bypass register is selected by an instruction, the shift register stage is set to a logic zero on the rising edge of TCLK when the TAP controller is in the Capture-DR state.

The operation of the bypass register should not have any effect on the operation of the device in response to the BYPASS instruction.

THE BOUNDARY-SCAN REGISTER

The Boundary Scan Register allows serial data TDI be loaded in to or read out of the processor input/output ports. The Boundary Scan Register is a part of the IEEE 1149.1-1990 Standard JTAG Implementation.

THE DEVICE IDENTIFICATION REGISTER

The Device Identification Register is a Read Only 32-bit register used to specify the manufacturer, part number and version of the processor to be determined through the TAP in response to the IDCODE instruction.

IDT JEDEC ID number is 0xB3. This translates to 0x33 when the parity is dropped in the 11-bit Manufacturer ID field.

For the IDT5T9821, the Part Number field is 0X3A7.

JTAG DEVICE IDENTIFICATION REGISTER

31 (MSB)	28 27	12 11	1 0(LSB)
Version (4 bits)	Part number	Manufacturer ID	1
0X0	(16-bit)	(11-bit)0X33	

JTAG INSTRUCTION REGISTER

The Instruction register allows instruction to be serially input into the device when the TAP controller is in the Shift-IR state. The instruction is decoded to perform the following:

• Select test data registers that may operate while the instruction is current. The other test data registers should not interfere with chip operation and the selected data register.

• Define the serial test data register path that is used to shift data between TDI and TDO during data register scanning.

The Instruction Register is a 4-bit field (i.e.IR3, IR2, IR1, IR0) to decode sixteen different possible instructions. Instructions are decoded as follows.

JTAG INSTRUCTION REGISTER DECODING

IR (3)	IR (2)	IR(1)	IR (0)	Instruction	Function	
0	0	0	0	EXTEST	Select boundary scan register	
0	0	0	1	SAMPLE/PRELOAD	Select boundary scan register	
0	0	1	0	IDCODE	Select chip identification data register	
0	0	1	1		Reserved	
0	1	0	0	PROGWRITE	Writing to the volatile programming registers	
0	1	0	1	PROGREAD	Reading from the volatile programming registers	
0	1	1	0	PROGSAVE	Saving the contents of the volatile programming registers to the EEPROM	
0	1	1	1	PROGRESTORE	Loading the EEPROM contents into the volatile programming registers	
1	0	0	0	CLAMP	JTAG	
1	0	0	1	HIGHZ	JTAG	
1	0	1	х	BYPASS	Select bypass register	
1	1	Х	Х	BYPASS	Select bypass register	

The following sections provide a brief description of each instruction. For a complete description refer to the IEEE Standard Test Access Port Specification (IEEE Std. 1149.1-1990).

EXTEST

The required EXTEST instruction places the IC into an external boundarytest mode and selects the boundary-scan register to be connected between TDI and TDO. During this instruction, the boundary-scan register is accessed to drive test data off-chip through the boundary outputs, and recieve test data off-chip through the boundary inputs. As such, the EXTEST instruction is the workhorse of IEEE. Std 1149.1, providing for probe-less testing of solder-joint opens/shorts and of logic cluster function.

SAMPLE/PRELOAD

The required SAMPLE/PRELOAD instruction allows the IC to remain in a normal functional mode and selects the boundary-scan register to be connected between TDI and TDO. During this instruction, the boundary-scan register can be accessed via a data scan operation, to take a sample of the functional data entering and leaving the IC.

IDCODE

The optional IDCODE instruction allows the IC to remain in its functional mode and selects the optional device identification register to be connected between TDI and TDO. The device identification register is a 32-bit shift register containing information regarding the IC manufacturer, device type, and version code. Accessing the device identification register does not interfere with the operation of the IC. Also, access to the device identification register should be immediately available, via a TAP data-scan operation, after powerup of the IC or after the TAP has been reset using the optional TRST pin or by otherwise moving to the Test-Logic-Reset state.

PROGWRITE

The PROGWRITE instruction is for writing the IDT5T9821 configuration data to the device's volatile programming registers. This instruction selects the programming register path for shifting data from TDI to TDO during data register scanning. The programming register path has 112 registers (14 bytes) between TDI and TDO. The 12 configuration data bytes are scanned in through TDI first, starting with Bit 0. After scanning in the last configuration bit, Bit 95, sixteen additional bits must be scanned in to place the configuration data in the proper location. The last sixteen registers in the programming path are reserved, read-only registers.

PROGREAD

The PROGREAD instruction is for reading out the IDT5T9821 configuration data from the device's volatile programming registers. This instruction selects the programming register path for shifting data from TDI to TDO during data register scanning. The programming register path has 112 registers between TDI and TDO, and the first bit scanned out through TDO will be Bit 0 of the configuration data.

PROGSAVE and PROGRESTORE (EEPROMOPERATION)

The PROGSAVE instruction is for copying the IDT5T9821 configuration data from the device's volatile programming registers to the EEPROM. This instruction selects the BYPASS register path for shifting data from TDI to TDO during data register scanning.

The PROGRESTORE instruction is for loading the IDT5T9821 configuration data from the EEPROM to the device's volatile programming registers. This instruction selects the BYPASS register path for shifting data from TDI to TDO during data register scanning.

During the execution of a PROGSAVE or PROGRESTORE instruction, the IDT5T9821 will not accept a new programming instruction (read, write, save, or restore). All non-programming JTAG instructions will function properly, but the user should wait until the save or restore is complete before issuing a new programming instruction. The time it takes for the save and restore instructions to complete depends on the PLL oscillator frequency, Fvco. The restore time, TRESTORE, and the save time, TSAVE, can be calculated as follows:

TRESTORE = 1.23X10 ⁹ /Fvco	(mS)
TSAVE = 3.09X10 ⁹ /FVCO + 52	(mS)

If a new programming instruction is issued before the save or restore completes, the new instruction is ignored, and the BYPASS register path remains in effect for shifting data from TDI to TDO during data register scanning.

In order for the ProgSave and ProgRestore instructions to function properly, the IDT5T9821 must not be in power-down mode (\overline{PD} must be HIGH), and the PLL must be enabled (\overline{PLL} _EN = LOW and Bit 57 = 0).

On power-up of the IDT5T9821, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The autorestore will not function properly if the device is in power-down mode (\overline{PD} must be HIGH). The device's auto-restore feature will function regardless of the state of the \overline{PLL} _EN pin or Bit 57. The time it takes for the device to complete the auto-restore is approximately 3ms.

CLAMP

The optional CLAMP instruction loads the contents from the boundary-scan register onto the outputs of the IC, and selects the one-bit bypass register to be connected between TDI and TDO. During this instruction, data can be shifted through the bypass register from TDI to TDO without affecting the condition of the IC outputs.

HIGH-IMPEDANCE

The optional High-Impedance instruction sets all outputs (including two-state as well as three-state types) of an IC to a disabled (high-impedance) state and selects the one-bit bypass register to be connected between TDI and TDO. During this instruction, data can be shifted through the bypass register from TDI to TDO without affecting the condition of the IC outputs.


BYPASS

The required BYPASS instruction allows the IC to remain in a normal functional mode and selects the one-bit bypass register to be connected between TDI and TDO. The BYPASS instruction allows serial data to be transferred through the IC from TDI to TDO without affecting the operation of the IC.

PROGRAMMINGNOTES

Once the IDT5T9821 has been programmed either with a ProgWrite or ProgRestore instruction, the device will attempt to achieve phase lock using the new PLL configuration. If there is a valif REF and FB input clock connected to the device, and it does not achieve lock, the user should issue a ProgRead instruction to confirm that the PLL configuration data is valid.

On power-up and before the automatic ProgRestore instruction has completed, the internal programming registers will contain the value of '0' for all bits 95:0. The PLL will remain at the minimum frequency and will not achieve phase lock until after the automatic restore is completed. If the outputs are enabled by the \overline{nSOE} pins, the outputs will toggle at the minimum frequency. If the outputs are disabled by the \overline{nSOE} pins, and the OMODE pin is set high, the nQ[1:0] and QFB are stopped HIGH, while \overline{QFB} is stopped LOW.



Standard JTAG Timing

NOTE:

- t1 = ttclklow
- t2 = ttclkhigh
- t3 = ttclkfall
- t4 = tTCLKRISE
- t5 = tRST (reset pulse width)
- t6 = tRSR (reset recovery)

JTAG ACELECTRICAL CHARACTERISTICS

Symbol	Parameter Min. Max.		Units	
t TCLK	JTAG Clock Input Period	100	_	ns
TTCLKHIGH	JTAG Clock HIGH	40	_	ns
TTCLKLOW	JTAG Clock Low	40	_	ns
TCLKRISE	JTAG Clock Rise Time	_	5 ⁽¹⁾	ns
TCLKFALL	JTAG Clock Fall Time	_	5 ⁽¹⁾	ns
t RST	JTAG Reset	50	_	ns
trsr	JTAG Reset Recovery	50	—	ns

SYSTEM INTERFACE PARAMETERS

Symbol	Parameter	Min.	Max.	Units
tDO	Data Output ⁽¹⁾	—	20	ns
tdoh	Data Output Hold ⁽¹⁾	0	_	ns
tos	Data Input, trise = 3ns	10	—	ns
tDH	Data Input, tFALL = 3ns	10	_	ns


NOTE:

1. 50pF loading on external output signals.

NOTE:

1. Guaranteed by design.

RECOMMENDED LANDING PATTERN




NL 68 pin

NOTE: All dimensions are in millimeters.

EEPROM PROGRAMMABLE 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER

INDUSTRIAL TEMPERATURE RANGE

ORDERINGINFORMATION



-40°C to +85°C (Industrial)

Thermally Enhanced Plastic Very Fine Pitch Quad Flat No Lead Package VFQFPN - Green

EEPROM Programmable 2.5V Zero Delay PLL Differential Clock Driver

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>