







TPS65135

SLVS704C - NOVEMBER 2011 - REVISED JANUARY 2017

TPS65135 Single-Inductor, Multiple-Output Regulator

1 Features

Texas

Instruments

- Single-Inductor, Multiple-Output Topology
- 2.5-V to 5.5-V Input Voltage Range
- 750-mW Output Power at V_I = 2.9 V
- Positive Output Voltages Up to 6 V
- Negative Output Voltage Down to -7 V
- 1% Output Voltage Accuracy
- Up to 50% Output Current Mismatch Allowed
- **Excellent Line Regulation**
- Advanced Power-Save Mode for Light-Load Efficiency
- Low-Noise Operation
- Out-of-Audio Mode
- Short-Circuit Protection
- Thermal Shutdown
- 3-mm × 3-mm Thin QFN Package

Applications 2

- **AMOLED Display Power Supplies**
- LCD Power Supplies
- Split-Rail Power Supplies for Op-Amps, Data Converters, Data Interfaces, etc.


3 Description

The TPS65135 device is a high-efficiency split-rail power supply. Thanks to its single-inductor, multipleoutput (SIMO) topology, the converter uses very few external components. The device operates with a buck-boost topology and generates positive and negative output voltages above or below the input supply voltage. The SIMO topology achieves excellent line and load regulation, which is necessary, for example, to avoid disturbance of a mobile phone display as a result of input voltage variations that occur during periods mobile transmit in communication systems. The device can also be used as a general-purpose split-rail supply as long as the output current mismatch between the rails is less than 50%.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS65135	WQFN (16)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic L1



Copyright © 2017, Texas Instruments Incorporated

Table of Contents

1		ures 1								
2	Applications 1									
3	Des	cription 1								
4	Revi	ision History 2								
5	Pin	Configuration and Functions 3								
6	Spe	cifications 4								
	6.1	Absolute Maximum Ratings 4								
	6.2	ESD Ratings 4								
	6.3	Recommended Operating Conditions 4								
	6.4	Thermal Information 4								
	6.5	Electrical Characteristics5								
	6.6	Typical Characteristics 6								
7	Deta	iled Description7								
	7.1	Overview								
	7.2	Functional Block Diagram 8								
	7.3	Feature Description9								

7.4	Device Functional Modes	11
Арр	lication and Implementation	12
8.1	Application Information	12
8.2	Typical Application	12
Pow	er Supply Recommendations	19
Lay	out	19
10.1	Layout Guidelines	19
10.2	Layout Example	20
Dev	ice and Documentation Support	21
11.1		
11.2	Receiving Notification of Documentation Updates	21
11.3	Community Resources	21
11.4	Trademarks	21
11.5	Electrostatic Discharge Caution	21
11.6	Glossary	21
Mec	hanical, Packaging, and Orderable	
Info	mation	21
	App 8.1 8.2 Pow Layo 10.1 10.2 Dev 11.1 11.2 11.3 11.4 11.5 11.6 Mec	Application and Implementation 8.1 Application Information 8.2 Typical Application Power Supply Recommendations Layout 10.1 Layout Guidelines 10.2 Layout Example Device and Documentation Support 11.1 Device Support. 11.2 Receiving Notification of Documentation Updates 11.3 Community Resources 11.4 Trademarks 11.5 Electrostatic Discharge Caution

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision B (June 2015) to Revision C Page					
•	Changed L2 pin numbers From: 1 and 14 To: 13 and 14 in the Pin Functions table	3				
•	Changed PGND pin numbers From: 11 and 11 To: 11 and 12 in the Pin Functions table	3				

Changes from Revision A (November 2011) to Revision B

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Moved output current mismatch to Recommended Operating Conditions	4
•	Moved maximum output power to Recommended Operating Conditions	4
		_

Changes from Original (November 2011) to Revision A

AS STRUMENTS


Page

Page



TPS65135 SLVS704C – NOVEMBER 2011 – REVISED JANUARY 2017

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
EN	8	I	Input pin to enable the device. Pulling this pin high enables the device. This pin has an internal 500-k Ω pull-down resistor.		
FB	7	I	Feedback regulation point for the positive output voltage rail		
FBG	6	I	Feedback regulation point for the negative output voltage rail		
GND	5	-	Analog ground		
L1	15	I/O	Inductor terminal		
	16	1/0			
L2	13	I/O	Inductor terminal		
L2	14	1/0			
OUTN	2	0	Negotive output		
OUTN	3	0	Negative output		
OUTP	9	0	Positive output		
UUTF	10	Ŭ			
PGND	11		Power ground		
FGIND	12	_			
VAUX	4	I/O	Reference voltage output. This pin requires a 100-nF capacitor for stability.		
VIN	1	I	Input supply		
Exposed thermal pad	_	_	Connect this pad to ground		

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN, EN, VAUX, FB, OUTP, L2	-0.3	7	V
Voltage	L1, OUTN	-8	7	V
	FBG	-0.3	0.3	V
Operating junction temperature, T _J		-40	150	°C
Operating ambient temperature, T _A		-40	85	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1000	V
		Machine model (MM)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
VI	Input voltage range	2.5		5.5	V
I _{O(POS)} / I _{O(NEG)}	Output current mismatch	0.5		2	
Po	Output power (V ₁ = 2.9 V, $V_{O(POS)} - V_{O(NEG)} \le 10$ V)			750	mW
L	Inductor ⁽¹⁾	1	2.2	4.7	μH
C _(IN)	Input Capacitor ⁽¹⁾	4.7	10		μF
$\begin{array}{c} C_{O(POS)},\\ C_{O(NEG)} \end{array}$	Output Capacitors ⁽¹⁾	4.7	10	20	μF
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

(1) Please refer to *Application Information* for further information

6.4 Thermal Information

		TPS65135	
	THERMAL METRIC ⁽¹⁾	RTE (WQFN)	UNIT
		16 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	44.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.3	°C/W
ΨJT	Junction-to-top characterization parameter	16.9	°C/W
Ψјв	Junction-to-board characterization parameter	0.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	16.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



6.5 Electrical Characteristics

 $V_{\rm I}$ = 3.7 V, $V_{(EN)}$ = $V_{\rm I},$ $V_{O(POS)}$ = 5 V, $V_{O(NEG)}$ = –5 V, T_A = –40°C to 85°C; typical values are at T_A = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT	•				
VI	Input voltage range		2.5		5.5	V
I _{I(standby)}	Quiescent current	EN = H; measured into VIN pin		7		mA
	Shutdown current	EN = L; measured into VIN pin		0.1	2	μA
UNDERVO	LTAGE LOCKOUT					
	Input threshold voltage (VIN) (undervoltage lockout)	V _I rising		2	2.3	V
		V _I falling		1.8	2.1	V
THERMAL	SHUTDOWN					
	Thermal shutdown junction temperature			140		°C
	Thermal shutdown hysteresis			5		°C
ENABLE			·			
	High-level input voltage (EN)	V _I = 2.5 V to 5.5 V	1.2			V
	Low-level input voltage (EN)	$V_1 = 2.5 V$ to 5.5 V			0.4	V
R _(EN)	Pull-down resistor (EN)		200	500	900	kΩ
OUTPUT						
V _{O(POS)}	Positive output voltage range		3		6	V
	Threshold voltage (OUTP) (overvoltage protection)	I _{O(POS)} = 10 mA	6.1	7		V
V _{O(NEG)}	Negative output voltage range		-7		-2.5	V
	Threshold voltage (OUTN) (overvoltage protection)	$I_{O(NEG)} = -10 \text{ mA}$		-7.6	-7.1	V
V _{ref1}	Positive output reference voltage		-1%	1.24	+1%	V
V _{ref2}	Negative output reference voltage		-10	0	10	mV
	MOSFET on-state resistance (Q1)	I _{D(Q1)} = 100 mA		250		mΩ
	MOSFET on-state resistance (Q2)	I _{D(Q2)} = 100 mA		200		mΩ
	MOSFET on-state resistance (Q3)	I _{D(Q3)} = 100 mA		500		mΩ
	MOSFET on-state resistance (Q4)	I _{D(Q4)} = 100 mA		300		mΩ
	02 quiteb querent limit	V _I = 3.7 V	0.9	1.2	1.6	^
I _{D(Q2)} max	Q2 switch current limit	V _I = 2.5 V	1	1.5	1.9	A

TPS65135


SLVS704C-NOVEMBER 2011-REVISED JANUARY 2017

TEXAS INSTRUMENTS

www.ti.com

6.6 Typical Characteristics

 V_{I} = 3.7 V and T_{A} = 25°C unless otherwise noted





7 Detailed Description

7.1 Overview

The TPS65135 device uses a four-switch buck-boost converter topology to generate one negative and one positive output voltage with a single inductor. The device uses a SIMO topology to achieve excellent line transient response, buck-boost mode for both outputs, and high efficiency over the entire output current range. High efficiency over the entire load-current range is implemented by reducing the converter switching frequency under low load conditions. Out-of-audio mode prevents the switching frequency going below 20 kHz.

The converter operates with two control loops. One error amplifier controls the positive output voltage $V_{O(POS)}$ so that the FB pin is regulated to 1.24 V. A second error amplifier controls the negative output voltage $V_{O(NEG)}$ so that the FBG pin is regulated to 0 V. An external feedback divider allows both output voltages to be set to the desired value. In principle, the SIMO converter topology operates just like any other buck-boost converter topology, with the difference that the output voltage across the inductor is the sum of the positive and negative output voltages. With this consideration all calculations of the buck-boost converter apply for this topology as well. During the first part of a switching cycle Q1 and Q2 are closed, connecting the inductor from V₁ to ground. During the second part of a switching cycle, the inductor discharges to the positive and negative outputs by closing switches Q4 and Q3. Because the inductor is discharged to both of the outputs simultaneously, the output voltages can be higher or lower than the input voltage. The converter operates best when the positive output current $I_{O(POS)}$ is equal to the negative output current $I_{O(NEG)}$, for example, as is the case when driving an AMOLED display. However, asymmetries of up to 50% in load current can be canceled out by the used topology. In such cases, a third part of the switching cycle is implemented, during which either Q3 is turned off and Q1 is turned on (as is the case when $I_{O(POS)} > I_{O(NEG)} > I_{O(NEG$


During light loads the converter operates in DCM, using peak-current control and a switching frequ3ency determined by a voltage-controlled oscillator (VCO). At higher load currents the converter operates in CCM with a switching frequency controlled by a fixed off-time. The SIMO regulator topology achieves its best line transient response when operating in DCM.

Switching Cycle	Q1	Q2	Q3	Q4	Remark
Part 1	On	On	Off	Off	
Part 2	Off	Off	On	On	
Devit 0	On	Off	Off	On	If $I_{O(POS)} > I_{O(NEG)} $
Part 3	Off	On	On	Off	If $ I_{O(NEG)} > I_{O(POS)}$

Table 1. Switch Control



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Advanced Power-Save Mode for Light-Load Efficiency

In order to maintain high efficiency over the entire load current range, the converter reduces its switching frequency as the load current decreases. The advanced power-save mode controls the switching frequency using a voltage-controlled oscillator (VCO). The VCO frequency is proportional to the inductor peak current, with a lower frequency limit of 20 kHz; but in typical applications the frequency does not go below 100 kHz. This avoids disturbance of the audio band and minimizes audible noise coming from the ceramic input and output capacitors. By maintaining a controlled switching frequency, potential EMI is minimized. This is especially important when using the device in mobile phones. See Figure 24 for typical switching frequency versus load current. For zero load an internal shunt regulator ensures stable output voltage regulation.

7.3.2 Buck-Boost Mode Operation

Buck-boost mode operation allows the input voltage to be higher or lower than the output voltage. This mode allows the use of batteries and supply voltages that are above the positive output voltage.

7.3.3 Inherently Good Line-Transient Regulation

The SIMO regulator achieves inherently good line-transient response when operating in discontinuous conduction mode (DCM), as shown in Figure 14 and Figure 15. In DCM, the current delivered to the output is determined by the peak value and slope of the inductor current. This is illustrated in Figure 7, where the average output current, shown by the shaded area, is the same for different input voltages. Because the converter uses peak-current-mode control, the peak current is fixed as long as the load current is fixed. The falling slope of the inductor current is given by the difference between the positive and negative output voltages and the inductor value; it is independent of the input voltage. As a result, any change in input voltage changes the converter duty cycle but not the peak value or slope of the inductor current when discharging. The average output current, given by the area A (Figure 7), therefore remains constant over any input voltage variation. Entering continuous conduction mode (CCM) linearly decreases the line-transient performance; however, the line-transient response in CCM is still as good as any standard current-mode switching converter.




Figure 7. Inherently Good Line-Transient Regulation

The following formulas describe the operation of the TPS65135 device when operating in CCM with equal positive and negative output currents. The converter always sees the sum V_O of the magnitude of the positive and negative output voltages, as given by

$$V_{O} = V_{O(POS)} + \left| V_{O(NEG)} \right|$$

where

- V_{O(POS)} is the positive output voltage
- and V_{O(NEG)} is the negative output voltage.

(1)

The converter duty cycle is calculated using the efficiency estimation from datasheet curves or from real application measurements. A value of 70% for the efficiency η is a good starting assumption for most applications.

Feature Description (continued)

$$\mathsf{D} = \frac{\mathsf{V}_\mathsf{O}}{\eta\mathsf{V}_\mathsf{I} + \mathsf{V}_\mathsf{O}}$$

where

- D is the duty cycle of Q2
- and η is the converter efficiency.

Now the output current for entering CCM can be calculated. The switching frequency can be obtained from the data sheet graphs. A frequency of 1.5 MHz is a good assumption for these calculations.

$$I_{O(CCM)} = \frac{V_O(1-D)^2}{2fL}$$

where

- I_{O(CCM)} is the value of output current at which continuous conduction starts;
- f is the converter switching frequency;
- and L is the inductance connected between the L1 and L2 pins.

The inductor ripple current when operating in CCM can also be calculated

$$I_{(L)(PP)} = \frac{DV_{I}}{fL}$$

where

 $I_{(L)(PP)}$ is the peak-to-peak (that is, ripple) inductor current.

Finally, the converter switch peak current can be calculated

$$I_{(L)M} = \frac{I_0}{1-D} + \frac{I_{(L)(PP)}}{2}$$

where

I_{(L)M} is the peak (that is, maximum) inductor current.

7.3.4 Overvoltage Protection

The device monitors the positive and negative output voltages and reduces the current limit when either (or both) of the output voltages exceeds its overvoltage protection threshold. The positive output voltage is clamped to 7 V and the negative output voltage to -7.6 V.

7.3.5 Short-Circuit Protection

Both outputs are protected against short circuits either to ground or to the other output. The device's switching frequency and current limit are reduced in case of a short circuit.

7.3.6 Soft-Start Operation

10

The device increases the current limit during soft-start operation to avoid high inrush currents during start up. The current limit typically ramps up to its maximum value within $100 \ \mu$ s.

(2)

(3)

(4)

Copyright © 2011–2017, Texas Instruments Incorporated



Feature Description (continued)

7.3.7 Output-Current Mismatch

The device operates best when the current of the positive output is similar to the current of the negative output. However, the device is able to regulate an output current mismatch of up to 50% (See Figure 26 for typically allowed currents, only 50% mismatch is specified). If the output-current mismatch becomes much larger one of the outputs goes out of regulation and finally the device shuts down. In case of zero load of one output the other output can support up to 5 mA. The device automatically recovers when the mismatch is reduced. The formula below can be used to calculate the maximum supported current mismatch.

$$0.5 \le \left| \frac{I_{O(POS)}}{I_{O(NEG)}} \right| \le 2$$

(6)

(9)

TPS65135

7.3.8 Setting the Output Voltages

The output voltages are set by the three feedback resistors R1, R2, and R3 (Figure 8). R1 and R2 set the positive output voltage $V_{O(POS)}$ and R2 and R3 set the negative output voltage $V_{O(NEG)}$. To reduce the circuit's sensitivity to noise, it is recommended to choose R2 so that a current of at least 10 μ A flows through the feedback resistors. Equation 7 can be used to calculate a suitable value for R2.

$$R2 = \frac{V_{ref1}}{I_{(R2)}} = \frac{1.24 \text{ V}}{10 \text{ }\mu\text{A}} = 124 \text{ }k\Omega$$
⁽⁷⁾

The positive output voltage $V_{O(POS)}$ is given by

$$V_{O(POS)} = V_{ref1} \left(1 + \frac{R1}{R2} \right)$$
(8)

The negative output voltage $V_{O(NEG)}$ is given by

$$V_{O(NEG)} = -V_{ref1} \left(\frac{R3}{R2}\right)$$

7.4 Device Functional Modes

7.4.1 Operation with 2.5 V \leq V_I \leq 5.5 V

The recommended input supply voltage is 2.5 V to 5.5 V. Within this range the device operates normally and achieves its specified performance.

7.4.2 Operation with $V_1 < 2.5 V$

The recommended minimum input supply voltage is 2.5 V. The device continues to operate with input supply voltages lower than 2.5 V, however, its performance is not specified. The device does not operate with input supply voltages below the UVLO threshold.

7.4.3 Operation with $V_1 > 5.5 V$

The recommended maximum input supply voltage is 5.5 V. As long as the absolute maximum voltage is not exceeded, the device will not be damaged by input supply voltages greater than 5.5 V, however, its performance is not specified.



Device Functional Modes (continued)

7.4.4 Operation with EN

When EN = L the device is disabled and switching is inhibited. When EN = H the device is enabled and its startup sequence begins. If the EN pin is left floating an internal 500-k Ω resistor pulls this pin to ground.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS65135 device can be used to generate spilt-rail supplies from input supply voltages in the range 2.5 V to 5.5 V and has been optimized for use with 3.3-V rails of single-cell Li-ion batteries. It can generate positive output voltages up to 6 V and negative voltages down to -7 V with buck-boost action (i.e. the input supply voltage may be above or below the positive output voltage), as long as the output current mis-match is 50% or less. Both outputs are controlled by the EN pin: a high logic level enables both outputs, and a low logic level disables them. An integrated UVLO function disables the device when the input supply voltage is too low for proper operation.

8.2 Typical Application

Figure 8 shows a typical application for a ±5-V AMOLED display supply.




Figure 8. Standard Application ±5-V Supply

8.2.1 Design Requirements

Table 2 shows the design requirements for a ±5-V AMOLED supply application used as an example to illustrate the design process.

Typical Application (continued)

PARAMETER	SYMBOL	EXAMPLE VALUE					
Input Supply Voltage Range	VI	2.5 V to 5.5 V					
Positive Output Voltage	V _{O(POS)}	5 V					
Negative Output Voltage	V _{O(NEG)}	–5 V					
Maximum Positive Output Current	I _{O(POS)} max	80 mA					
Maximum Negative Output Current	I _{O(NEG)} max	–80 mA					

Table 2. Design Parameters

8.2.2 Detailed Design Procedure

8.2.2.1 Choosing a Suitable Inductor

The TPS65135 device is internally compensated and operates best with a 2.2- μ H inductor. For this type of converter, selection of the inductor is a key element in the design process because it has a big impact on the efficiency, the line and load transient response, and the maximum output current the device is able to deliver. Because the inductor ripple current is fairly large in the SIMO topology, the inductor core losses largely determine converter efficiency. As a result, an inductor with a relatively large dc winding resistance (DCR) but low core losses can often achieve higher converter efficiencies than other inductors with lower DCR but higher core losses.

As previously described, the converter's line transient response is highest when the converter operates in DCM, and since larger inductor values cause the converter to enter CCM operation at lower load currents, smaller inductor values give the best line transient response. The formula to calculate the output current at which the converter enters CCM operation is shown in Equation 3. The inductors listed in Table 3 achieve a good overall converter efficiency while having a low height. The first two TOKO inductors achieve the highest efficiency (almost identical) followed by the LPS3008. The best compromise between efficiency and inductor size is given by the XFL2006 inductor. The inductor saturation current should typically be 1 A or higher, however, if the output current required by the application is low, inductors with smaller saturation current ratings may be considered.

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	I _{sat} / DCR	
	TOKO DFE252010C	2.5 x 2 x 1	1.9 A / 130 m Ω	
	TOKO DFE252012C	2.5 x 2 x 1.2	2.2 A / 90 mΩ	
	Coilcraft XFL2006-222	2 × 1.9 × 0.6	0.8 A / 278 mΩ	
0.0	Coilcraft LPS3008-222	3 × 3 × 0.8	1.1 A / 175 mΩ	
2.2 μH	Samsung CIG2MW2R2NNE	2 × 1.6 × 1	1.2 A / 110 m Ω	
-	TOKO FDSE0312-2R2	3.3 × 3.3 × 1.2	1.2 A / 160 mΩ	
	ABCO LPF3010T-2R2	2.8 × 2.8 × 1	1.0 A / 100 m Ω	
	Maruwa CXFU0208-2R2	2.65 × 2.65 × 0.8	0.85 A / 185 mΩ	

Table 3. Inductor Selection

8.2.2.2 Choosing Suitable Input and Output Capacitors

The TPS65135 device typically requires a 10-µF ceramic input capacitor. Larger values can be used to lower the input voltage ripple. Table 4 lists capacitors suitable for use on the TPS65135 input.

CAPACITOR	COMPONENT SUPPLIER	SIZE
10 µF / 6.3V	Murata GRM188R60J106ME84D	0603
10 μF / 6.3 V	Taiyo Yuden JMK107BJ106	0603

Table 4. Input Capacitor Selection

RUMENTS

A 4.7- μ F output capacitor is generally sufficient for most applications, but larger values can be used as well for improved load- and line-transient response at higher load currents. The capacitors of Table 5 have been found to work well with the TPS65135 device.

CAPACITOR	SIZE						
10 µF / 6.3 V	Murata GRM188R60J106ME84D	0603					
4.7 μF / 10 V	Taiyo Yuden LMK107BJ475	0603					
10 µF / 6.3 V	Taiyo Yuden JMK107BJ106	0603					

Table 5. Output Capacitor Selection

8.2.2.3 Choosing Suitable Feedback Resistors

Equation 7 can be used to calculate a suitable value for R2, so that the recommended current of $\approx 10 \ \mu$ A flows through the feedback resistors.

The value of R1 can be calculated by rearranging Equation 7, so that

$$R1 = R2\left(\frac{V_{O(POS)}}{V_{ref1}} - 1\right)$$
(10)

Inserting R2 = 120 k Ω , V_{ref1} = 1.24 V and V_{O(POS)} = 5 V into Equation 10, we get

$$R1 = 120 \ k\Omega \left(\frac{5 \ V}{1.24 \ V} - 1\right) = 363.9 \ k\Omega \tag{11}$$

The closest 1%-tolerance standard value is 365 k Ω , which will generate a nominal output voltage of 5.012 V. The value of R3 can be calculated by rearranging Equation 9, so that

$$R3 = R2\left(\frac{\left|V_{O(NEG)}\right|}{V_{ref1}}\right)$$
(12)

Inserting R2 = 120 k Ω , V_{ref1} = 1.24 V and V_{O(NEG)} = -5 V into Equation 12, we get


$$R3 = 120 \text{ k}\Omega\left(\frac{5 \text{ V}}{1.24 \text{ V}}\right) = 483.9 \text{ k}\Omega$$
(13)

The closest 1%-tolerance standard value is 487 k Ω , which will generate a nominal output voltage of -5.032 V.

8.2.2.4 Measurement Circuit

The following application curves were obtained using the circuit shown in Figure 9 and the external components listed in Table 6.





Copyright © 2017, Texas Instruments Incorporated

Figure 9. Measurement Circuit

Table 6. Component List

Reference	Description	Manufacturer and Part Number				
C1, C2, C3	10 μF, 6.3 V, 0603, X5R, ceramic	Murata, GRM188R60J106ME84D				
C4	100 nF, 10 V, 0603, X7R, ceramic	Murata, GRM188R71H104KA93D				
L1	.2 μH, 2.2 A, 90 mΩ, 2.5 mm × 2.0 mm × 1.2 mm Toko, 1239AS-H-2R2M					
R1	Depending on the output voltage, 1%, (all measurements with ± 5 V output voltage uses 365 k Ω)					
R2	Depending on the output voltage, 1%, (all measurements with ± 5 V output voltage uses 120 k Ω)					
R3	Depending on the output voltage, 1%, (all measurements with ± 5 V output voltage uses 487 k Ω)					
U1	TPS65135RTE	Texas Instruments				


TEXAS INSTRUMENTS

TPS65135 SLVS704C – NOVEMBER 2011 – REVISED JANUARY 2017

www.ti.com

8.2.3 Application Curves

In the following curves $V_1 = 3.7 \text{ V}$, $V_{O(POS)} = 5 \text{ V}$, $V_{O(NEG)} = -5 \text{ V}$ unless otherwise noted. Where the symbol I_O is used, it implies that $I_{O(POS)} = |I_{O(NEG)}|$. All measurements at $T_A = 25^{\circ}$ C unless otherwise noted.




16 Submit Documentation Feedback

Copyright © 2011–2017, Texas Instruments Incorporated



SLVS704C-NOVEMBER 2011-REVISED JANUARY 2017




TPS65135

SLVS704C - NOVEMBER 2011 - REVISED JANUARY 2017



www.ti.com





9 Power Supply Recommendations

The TPS65135 device is designed to operate from an input supply voltage in the range 2.5 V to 5.5 V. If the input supply is located more than a few centimeters from the device additional bulk capacitance may be required. The $10-\mu$ F shown in the schematics in this data sheet are typical for this function.

10 Layout


10.1 Layout Guidelines

No PCB layout is perfect, and compromises are always necessary. However, the basic principles listed below (in order of importance) go a long way to achieving the full performance of the TPS65135 device.

- If possible, route discontinuous switching currents on the top layer, using short, wide traces to minimize stray
 inductance and resistance. For the TPS65135 device, the current flowing into the VIN, L1, L2, VPOS, VNEG
 and PGND pins is discontinuous. In the example layout below, vias are used to connect discontinuous return
 currents to the ground plane, as it is considered a slightly better approach with this device than forcing all
 currents to flow on the top layer.
- Place C1 and C4 as close as possible to the VIN and AVIN pins respectively.
- Place C2 and C3 as close as possible to the VPOS and VNEG pins respectively.
- Place L1 as close as possible to the L1 and L2 pins.
- Use a copper pour (preferably on layer 2) as a thermal spreader and connect it to the exposed thermal pad using the maximum number of thermal vias (see packaging information for more information on the recommended thermal vias).
- The copper pour described above can be used as a ground plane if it is not possible to route power ground signals on the top layer.

10.2 Layout Example

Figure 27 shows an example PCB layout based on the above principles.



- (A) Multiple vias used to connect thermal pad to copper pour on bottom or inner layer to conduct heat away and minimize loop area.
- (B) Output voltages sensed directly at output capacitors. Sensing traces kept separate from high-current-carrying traces.
- © C4 placed close to VAUX and GND pins. Traces connecting to C4 do not need to be especially wide, because they do not conduct high current.
- D C2 and C3 placed close to OUTP and OUTN pins and connected with wide traces to minimize parasitic inductance.
- (E) C1 placed close to VIN pin and connected with very wide traces to minimize parasitic inductance.
- (F) PGND connected to copper pour ground plane on bottom or inner layer to minimize loop area.

Figure 27. PCB Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are no	ominal
------------------------	--------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65135RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65135RTER	WQFN	RTE	16	3000	356.0	356.0	35.0

RTE 16


3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RTE0016C



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RTE0016C

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RTE0016C

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated