


CD54/74HC7038

CD54/74HCT7038

High-Speed CMOS Logic



TERMINAL ASSIGNMENT

The RCA-CD54/74HC7038 and the CD54/74HCT7038 are high-speed CMOS 9-bit bidirectional transceivers with input data latch and data polarity selection capability. These data-bus interface products are intended for two-way asynchronous communications between data buses. The 48 mA output sink current meets the drive requirements for the SCSI/Q-02, multibus, and VME bus specifications. The HC/HCT7038 devices feature the low power consumption of standard CMOS circuits and the speed and drive capabilities of LS-TTL and TTL circuits.

The CD54/74HC7038 and CD54/74HCT7038 allow transmission and internal latch storage of 9 bits of positive or negative logic data from the "A" bus to the "B" bus. A low level on the Latch Enable input (LE) stores "A" bus data in a 9 bit latch. When LE is a high level, the latch is transparent and data flows from "A" to "B". The "B" bus output data drivers are open drain N-MOS transistors that allow the "B" bus high logic state level to be set by the B bus termination network which may be the SCSI/Q-02 (220/330 ohm) or

multibus/VME (dual 330/470 ohm) terminations. B-bus data may be transferred to the A-bus via appropriate OE control levels as shown in the Function Table.

Data polarity may be reversed in either direction as shown in the Function Table.

For the HC types, A-bus ports and control are compatible with CMOS logic levels. For the HCT types, the A-bus ports and control are compatible with CMOS or TTL logic levels. For both types, the B-bus ports are compatible with only TTL levels; the TTL high-logic-level must be set by the external bus termination network.

The CD54HC7038 and CD54HCT7038 are supplied in 24-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC7038 and CD74HCT7038 are supplied in 24-lead dual-in-line narrow body plastic packages (EN suffix) and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

FUNCTION TABLE

CONTROL INPUTS			OPERATION
OE A → B	OE B → A	POLARITY	
L	H	H	A _n to B̄ _n
L	H	L	A _n to B _n
H	L	H	B Data to A
H	L	L	B Data to Ā
H	H	X	Isolation

When LE = L "A" data is latched

When LE = H latch is transparent

H = High Level; L = Low Level; X = Irrelevant

CD54/74HC7038 CD54/74HCT7038

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{ix} (for $V_i < 0$ V or $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC INPUT VOLTAGE, V_i	-0.5 to $V_{cc} + 0.5$ V
DC OUTPUT DIODE CURRENT, I_{ox} (for $V_o < 0$ V or $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT VOLTAGE, V_o	-0.5 to $V_{cc} + 0.5$ V
DC DRAIN CURRENT, PER OUTPUT, I_o , A SIDE B SIDE	± 35 mA ± 50 mA
DC V_{CC} CURRENT, I_{cc}	+200 mA
DC GROUND CURRENT, I_{gnd}	-450 mA
STORAGE TEMPERATURE (T_{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING): At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	-300°C




Fig. 1 - Logic block diagram.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{cc} : *	4.5	5.5	V
DC Input or Output Voltage, V_i , V_o	0	V_{cc}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r , t_f :	0	500	ns

* Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC7038

CD54/74HCT7038

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CD74HC7038/CD54HC7038								CD74HCT7038/CD54HCT7038								UNITS		
	TEST CONDITIONS			74HC/54HC TYPE		74HC TYPE		54HC TYPE		TEST CONDITIONS			74HCT/ 54HCT TYPE		74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C		-40/+85°C		-55/+125°C		V _I V	V _{CC} V	+25°C		-40/+85°C		-55/+125°C			
				Min.	Max.	Min.	Max.	Min.	Max.			Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
High-Level Input Voltage V _{IH}			4.5 to 5.5	0.7 V _{CC}	—	0.7 V _{CC}	—	0.7 V _{CC}	—	—	4.5 to 5.5	2	—	—	2	—	2	—	V
Low-Level Input Voltage V _{IL}			4.5 to 5.5	—	0.3 V _{CC}	—	0.3 V _{CC}	—	0.3 V _{CC}	—	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	V
High-Level Output Voltage "A" Side V _{OH}	V _{IL} or -0.02	4.5	4.4	—	4.4	—	4.4	—	4.4	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
	V _{IH} -6	4.5	3.98	—	3.84	—	3.7	—	3.7	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	
Low-Level Output Voltage "A" Side V _{OL}	V _{IL} or 0.02	4.5	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
	V _{IH} 6	4.5	—	0.26	—	0.33	—	0.4	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	
"B" Side V _{OL}	V _{IL} or 0.02	4.5	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
	V _{IH} 48	4.5	—	0.31	—	0.4	—	0.48	—	V _{IL} or V _{IH}	4.5	—	—	0.31	—	0.4	—	0.48	
Input Leakage Current I _I	V _{IIO} = V _{CC} or Gnd	5.5	—	±0.5	—	±5	—	±10	—	V _{IIO} = V _{CC} or Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{QC}	V _{CC} or Gnd	0	5.5	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{QC}									V _I =2.4V Other Inputs: at V _{CC} or Gnd I _O = 0										
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	5.5	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	μA	

HCT Input Loading Table

Input	Unit Loads
All	1

CD54/74HC7038

CD54/74HCT7038

SWITCHING CHARACTERISTICS ($V_{cc} = 5 \text{ V}$, $T_A = 25^\circ \text{C}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay $A \rightarrow B$	15	18	18	ns
		17	17	
		15	15	
		11	14	
		9	10	

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V_{cc} (V)	LIMITS												UNITS	
		+25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
\overline{LE} Pulse Width	2	60	—	—	—	75	—	—	—	90	—	—	—	ns	
	4.5	12	—	12	—	15	—	15	—	18	—	18	—		
	6	10	—	—	—	13	—	—	—	15	—	—	—		
Set-up Time Data to \overline{LE}	2	35	—	—	—	45	—	—	—	55	—	—	—	ns	
	4.5	7	—	7	—	9	—	9	—	11	—	11	—		
	6	6	—	—	—	8	—	—	—	9	—	—	—		
Hold Time Data to \overline{LE}	2	35	—	—	—	45	—	—	—	55	—	—	—	ns	
	4.5	7	—	7	—	9	—	9	—	11	—	11	—		
	6	6	—	—	—	8	—	—	—	9	—	—	—		

CD54/74HC7038

CD54/74HCT7038

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	TEST CONDITIONS V_{cc} (V)	LIMITS										UNITS	
		+25°C				-40°C to +85°C				-55°C to +125°C			
		HC	HCT	74HC	74HCT	54HC	54HCT	Min.	Max.	Min.	Max.		
Propagation Delay A to B	t_{PLZ}	2	—	220	—	—	275	—	—	—	330	—	
	t_{PLZ}	4.5	—	44	—	44	—	55	—	55	—	66	
	t_{PLZ}	6	—	37	—	—	47	—	—	—	56	—	
	t_{PLZ}	2	—	200	—	—	250	—	—	—	300	—	
	t_{PLZ}	4.5	—	40	—	40	—	50	—	50	—	60	
	t_{PLZ}	6	—	34	—	—	43	—	—	—	51	—	
A to \bar{B}	t_{PLZ}	2	—	180	—	—	225	—	—	—	270	—	
	t_{PLZ}	4.5	—	36	—	36	—	45	—	45	—	54	
	t_{PLZ}	6	—	31	—	—	38	—	—	—	46	—	
\bar{E} to \bar{B}_n	t_{PLZ}	2	—	260	—	—	325	—	—	—	390	—	
	t_{PLZ}	4.5	—	52	—	52	—	65	—	65	—	78	
	t_{PLZ}	6	—	44	—	—	55	—	—	—	66	—	
Polarity Low	t_{PLZ}	2	—	230	—	—	290	—	—	—	345	—	
	t_{PLZ}	4.5	—	46	—	46	—	58	—	58	—	69	
	t_{PLZ}	6	—	39	—	—	49	—	—	—	59	—	
Polarity High	t_{PLZ}	2	—	230	—	—	290	—	—	—	345	—	
	t_{PLZ}	4.5	—	46	—	46	—	58	—	58	—	69	
	t_{PLZ}	6	—	39	—	—	49	—	—	—	59	—	
$\bar{O}E A \rightarrow B$ Disable	t_{PLZ}	2	—	170	—	—	215	—	—	—	255	—	
	t_{PLZ}	4.5	—	34	—	34	—	43	—	43	—	51	
	t_{PLZ}	6	—	29	—	—	37	—	—	—	43	—	
Enable	t_{PLZ}	2	—	170	—	—	215	—	—	—	255	—	
	t_{PLZ}	4.5	—	34	—	34	—	43	—	43	—	51	
	t_{PLZ}	6	—	29	—	—	37	—	—	—	43	—	
B to A	t_{PLH}, t_{PHL}	2	—	140	—	—	175	—	—	—	210	—	
	t_{PLH}, t_{PHL}	4.5	—	28	—	28	—	35	—	35	—	42	
	t_{PLH}, t_{PHL}	6	—	24	—	—	30	—	—	—	36	—	
B to \bar{A}	t_{PLH}, t_{PHL}	2	—	120	—	—	150	—	—	—	180	—	
	t_{PLH}, t_{PHL}	4.5	—	24	—	26	—	30	—	33	—	36	
	t_{PLH}, t_{PHL}	6	—	20	—	—	26	—	—	—	31	—	
$\bar{O}E B \rightarrow A$ Disable	t_{PLZ}, t_{PMZ}	2	—	185	—	—	230	—	—	—	280	—	
	t_{PLZ}, t_{PMZ}	4.5	—	37	—	37	—	46	—	46	—	56	
	t_{PLZ}, t_{PMZ}	6	—	31	—	—	39	—	—	—	48	—	
Enable	t_{PLZ}	2	—	175	—	—	220	—	—	—	265	—	
	t_{PLZ}	4.5	—	35	—	35	—	44	—	44	—	53	
	t_{PLZ}	6	—	30	—	—	39	—	—	—	45	—	

ns

CD54/74HC7038 CD54/74HCT7038




Fig. 2 - Latch enable pulse width, setup and hold times.




Fig. 3 - Transition times and propagation delay times, combination logic.





Fig. 4 - Three-state propagation delay wave shapes and test circuit.

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V_S	50% V _{CC}	1.3 V




Fig. 6 - Recommended bus terminations.