







**SN74LV157A** SCLS397G - APRIL 1998 - REVISED MARCH 2023

# SN74LV157A Quadruple 2-Line to 1-Line Data Selectors/Multiplexers

#### 1 Features

- Operates 2 V to 5.5 V V<sub>CC</sub>
- Inputs accept voltages to 5.5 V
- Max t<sub>pd</sub> of 7.5 ns at 5 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC}$ ,  $T_A = 25$ °C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at  $V_{CC}$ ,  $T_A = 25$ °C
- Latch-up performance exceeds 100 mA per JESD 78, Class II

# 2 Applications

- Servers
- LED Displays
- **Network Switches**
- Telecom Infrastructure
- **Motor Drivers**
- I/O Expanders

# 3 Description


The 'LV157A devices are quadruple 2-line to 1-line data selectors/multiplexers designed for

2 V to 5.5 V  $V_{CC}$  operation.

## Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	DB (SSOP, 16)	6.2 mm × 5.3 mm
	DGV (TVSOP, 16)	3.6 mm × 4.4 mm
SN74LV157A	DW (SOIC,16)	10.3 mm × 7.5 mm
	NS (SOP, 16)	10.3 mm × 5.3 mm
	PW (TSSOP, 16)	5 mm × 4.4 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features1	7 Parameter Measurement Information	8
2 Applications1	8 Detailed Description	<b>ç</b>
3 Description1	8.1 Overview	
4 Revision History2	8.2 Functional Block Diagram	<u>ç</u>
5 Pin Configuration and Functions3	8.3 Device Functional Modes	ç
6 Specifications4	9 Application and Implementation	10
6.1 Absolute Maximum Ratings4	9.1 Power Supply Recommendations	.10
6.2 ESD Ratings4	9.2 Layout	10
6.3 Recommended Operating Conditions5	10 Device and Documentation Support	. 11
6.4 Thermal Information5	10.1 Documentation Support	.11
6.5 Electrical Characteristics5	10.2 Receiving Notification of Documentation Updates	. 11
6.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V6	10.3 Support Resources	. 11
6.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	10.4 Electrostatic Discharge Caution	. 11
6.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	10.5 Glossary	
6.9 Noise Characteristics7	11 Mechanical, Packaging, and Orderable	
6.10 Operating Characteristics7	Information	12

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision F (April 1998) to Revision G (March 2023)

Page

Added Applications, Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.



# **5 Pin Configuration and Functions**




Figure 5-1. D, DB, DGV, NS, or PW Package (Top View)

**Table 5-1. Pin Functions** 

ı	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0(-/	DESCRIPTION
1	Ā/B	I	Address select
2	1A	I	Channel 1, data input A
3	1B	I	Channel 1, data input B
4	1Y	I	Channel 1, data output
5	2A	0	Channel 2, data input A
6	2B	0	Channel 2, data input B
7	2Y	I	Channel 2, data output
8	GND	_	Ground
9	3Y	I	Channel 3, data output
10	3B	I	Channel 3, data input B
11	3A	I	Channel 3, data input A
12	4Y	I	Channel 4, data output
13	4B	I	Channel 4, data input B
14	4A	I	Channel 4, data input A
15	G	I	Output strobe, active low
16	V <sub>CC</sub>	_	Positive supply



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>1</sup>		-0.5	7	V
Vo	Output voltage range applied in high or low state <sup>1 (1)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range applied in power-off state <sup>1</sup>			7	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND	·		±50	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

This value is limited to 5.5 V maximum.

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-Body Model (A114-A) <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (A115-A)	±200	V
		Charged-Device Model (C101) (2)	±1000	

Product Folder Links: SN74LV157A

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)

# **6.3 Recommended Operating Conditions**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
		V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		- 50	μΑ
	High level output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		- 12	
		V <sub>CC</sub> = 2 V		50	μA
	Law law law and a company	V <sub>CC</sub> = 2.3 V to 2.7 V		2	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0	200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V	0	100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature	,	-40	85	°C

# **6.4 Thermal Information**

		SN74LV157A					
	THERMAL METRIC(1)	D	DB	DGV	NS	PW	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	73	82	120	64	108	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

# **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			
	I <sub>OH</sub> = -2 mA	2.3 V	2			V
	I <sub>OH</sub> = -6 mA	3 V	2.48			V
	I <sub>OH</sub> = −12 mA	4.5 V	3.8			

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP MAX	UNIT
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1	
	I <sub>OL</sub> = 2 mA	2.3 V	0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V	0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	0.55	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	± 1	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	μΑ
I <sub>off</sub>	$V_1$ or $V_0 = 0$ to 5.5 V	0	5	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	1.7	pF

# 6.6 Switching Characteristics, $V_{CC}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	ROM TO LOAD CARAC	LOAD CAPACITANCE	TA = 25°C			SN74LV	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
	A or B	Y			7.4 <sup>1</sup>	15.9 <sup>1</sup>	1	19.5	
t <sub>pd</sub>	Ā/B	Y	C <sup>L</sup> = 15 pF		7.9 <sup>1</sup>	19.4 <sup>1</sup>	1	23.5	ns
	G	Y			7.8 <sup>1</sup>	19.8 <sup>1</sup>	1	24	
	A or B	Y			9.4	18.8	1	22	
t <sub>pd</sub>	Ā	Y	C <sub>L</sub> = 50 pF		10.8	22.3	1	26	ns
	G	Y			9.6	22.7	1	26.5	

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD CAPACITANCE	TA	= 25°C		SN74LV	157A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
A or B Y		5.2 <sup>1</sup>	9.7 <sup>1</sup>	1	11.5				
t <sub>pd</sub>	Ā/B	Υ	C <sup>L</sup> = 15 pF		5.8 <sup>1</sup>	13.2 <sup>1</sup>	1	15.5	ns
	G	Υ			5.5 <sup>1</sup>	13.6 <sup>1</sup>	1	16	
	A or B	Y			6.7	13.2	1	15	
t <sub>pd</sub>	Ā	Y	C <sub>L</sub> = 50 pF		7.6	16.7	1	19	ns
	G	Y			7	17.1	1	19.5	

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 6.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD CAPACITANCE	TA	= 25°C		SN74LV	157A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
	A or B	Y	C <sup>L</sup> = 15 pF		3.6 <sup>1</sup>	6.4 <sup>1</sup>	1	7.5	
t <sub>pd</sub>	Ā/B	Y			4.1 <sup>1</sup>	8.1 <sup>1</sup>	1	9.5	ns
	G	Υ			3.8 <sup>1</sup>	8.6 <sup>1</sup>	1	10	

Product Folder Links: SN74LV157A

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD CAPACITANCE	T.	A = 25°C		SN74LV	157A	UNIT
	(INPUT) (OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX		
	A or B	Y			4.8	8.4	1	9.5	
t <sub>pd</sub>	Ā	Y	C <sub>L</sub> = 50 pF		5.4	10.1	1	11.5	ns
	G	Υ			5	10.6	1	12	

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.

# **6.9 Noise Characteristics**

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ} \text{C}^{(1)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		- 0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.2		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.


# **6.10 Operating Characteristics**

 $T_{\Lambda} = 25^{\circ}C$ 

PARAMETER	TEST CONDITIO	NS	V <sub>cc</sub>	ТҮР	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF	f = 10 MHz	3.3 V 5 V	12.1 13.1	pF




#### 7 Parameter Measurement Information



TEST	81
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
tpLZ/tpZL	VLOAD
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS		7.0		_	
V <sub>CC</sub>	Vi	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	V <sub>A</sub>
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{0}$  = 50  $\Omega$
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tals.
  - F. tp2L and tp2H are the same as ton.
  - G. tpLH and tpHL are the same as tod-
  - H. All parameters and waveforms are not applicable to all devices.



# **8 Detailed Description**

# 8.1 Overview

The 'LV157A devices contain inverters and drivers to supply full data selection to the four output gates. A separate strobe  $(\overline{G})$  input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The 'LV157A devices present true data.

# 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

# 8.3 Device Functional Modes

**Table 8-1. Function Table** 

INPU	JTS <sup>(1)</sup>	DA	TA	
G	SELECT Ā/B	Α	В	OUTPUT Y
Н	Х	Х	Х	L
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	Х	Н	Н

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance

# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 6.3.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

#### 9.2 Layout

#### 9.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

#### 9.2.1.1 Layout Example




Figure 9-1. Layout Diagram

# 10 Device and Documentation Support

# **10.1 Documentation Support**

#### 10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV157A	Click here	Click here	Click here	Click here	Click here	

# 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **Trademarks**

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-May-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV157ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV157A	Samples
SN74LV157ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV157A	Samples
SN74LV157ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV157A	Samples
SN74LV157ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV157A	Samples
SN74LV157APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV157A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 12-May-2023

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV157ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV157ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV157ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV157ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV157APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 12-May-2023



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV157ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV157ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV157ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV157ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV157APWR	TSSOP	PW	16	2000	356.0	356.0	35.0

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




## NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated