

Product introduction

SN74LVC1G04 is a non gate integrated circuit, which can realize the mathematical logic operation of $Y=A$. It is designed with advanced CMOS technology, which has the characteristics of low power consumption and high output driving ability. The chip can work normally when the voltage of VCC is between 1.65v and 5.5V. And 74lvc1g04 has a variety of small package shapes, which can be widely used in high-end precision instruments, miniaturized low-power handheld devices, and artificial intelligence and other fields.


Product features

- Low input current: typical value 0.1uA
- Low static power consumption: typical value 0.1uA
- High output: VCC=4.5V, greater than 32MA
- Wide operating voltage range: 1.65v to 5.5V
- Package form: DBV/DCK/DRL/YZP/ DRY/DSF/ DPW

Product use

- Portable audio interface
- digital television
- Wireless headset, smart watch, etc
- Blu ray player and home theater
- Solid state drive
- Intelligent wearable devices

Package form and pin function definition



| | Pin | | | | |
|------|-------------|---------|--------|-----|-----------------------|
| name | DBV/DCK/DRL | DRY/DSF | YZP | DPW | explain |
| NC | 1 | 1, 5 | A1, B2 | 1 | Empty feet |
| A | 2 | 2 | B1 | 2 | input |
| GND | 3 | 3 | C1 | 3 | Power ground |
| Y | 4 | 4 | C2 | 4 | output |
| VCC | 5 | 6 | A2 | 5 | Power supply positive |

Note: NC-- Empty feet, no internal connection line

■ Limit parameter

| parameter | Symbol | Limit value | Company |
|---------------------------|-----------|-------------|---------|
| working voltage | V_{cc} | 6.5 | V |
| input | V_{in} | -0.5~6.5 | V |
| Output voltage (1) | V_{out} | -0.5~6.5 | V |
| Single pin output current | I_{out} | 25 | mA |
| VCC or GND current | I_{cc} | 50 | mA |
| Storage temperature | T_s | -65-150 | °C |
| Pin welding temperature | T_w | 260, 10s | °C |
| working temperature | T_c | -40-105 | °C |

Note: 1. When VCC = 0V, the limit voltage that the output can withstand

2. The limit value of any parameter can not be exceeded. If the limit value is exceeded, it may cause physical damage such as product deterioration; At the same time, the chip can not be guaranteed to work normally when it is close to the limit parameters.

■ Principle logic diagram



■ truth table

| Inputs | | Output |
|--------|--|--------|
| A | | Y |
| L | | H |
| H | | L |

■ Working conditions

| project | Symbol | Test conditions | minimum value | Typical value | Maximum | Company |
|---------------------------|----------|--------------------------|---------------|---------------|---------------|---------|
| working voltage | V_{cc} | - | 1.65 | - | 5.5 | V |
| Input high level voltage | V_{IH} | $V_{cc}=1.65V\sim 1.95V$ | $0.65*V_{cc}$ | - | - | V |
| | | $V_{cc}=2.3V\sim 2.7V$ | 1.7V | - | - | |
| | | $V_{cc}=3V\sim 5.5V$ | $0.7*V_{cc}$ | - | - | |
| Input high level voltage | V_{IH} | $V_{cc}=1.65V\sim 1.95V$ | - | - | $0.35*V_{cc}$ | V |
| | | $V_{cc}=2.3V\sim 2.7V$ | - | - | 0.7 | |
| | | $V_{cc}=3V\sim 5.5V$ | - | - | $0.3*V_{cc}$ | |
| input voltage | V_I | - | 0 | - | 5.5 | V |
| output voltage | V_O | - | 0 | - | V_{cc} | V |
| High level output current | I_{OH} | $V_{cc}=1.65V$ | - | - | -4 | mA |
| | | $V_{cc}=2.3V$ | - | - | -8 | |
| | | $V_{cc}=3V$ | - | - | -16 | |
| | | $V_{cc}=4.5V$ | - | - | -32 | |
| Low level output current | I_{OL} | $V_{cc}=1.65V$ | - | - | 4 | mA |
| | | $V_{cc}=2.3V$ | - | - | 8 | |
| | | $V_{cc}=3V$ | - | - | 16 | |
| | | $V_{cc}=4.5V$ | - | - | 32 | |


■ electrical properties

DC electrical characteristics: $T_i=25^{\circ}\text{C}$

| project | Symbol | Test conditions | V_{CC} | Typical value | Maximum | Company |
|---------------------------|-----------------|------------------------------|----------------------------|---------------|----------|---------------|
| High level load voltage | V_{OH} | $I_{OH} = -100\mu\text{A}$ | 1.65V~5.5V | 1.64 | - | V |
| | | $I_{OH} = -4\text{ mA}$ | 1.65V | 1.47 | - | |
| | | $I_{OH} = -8\text{ mA}$ | 2.3V | 2.15 | - | |
| | | $I_{OH} = -16\text{ mA}$ | 3V | 2.73 | - | |
| | | $I_{OH} = -32\text{ mA}$ | 4.5V | 4.0 | - | |
| Low level load voltage | V_{OL} | $I_{OH} = 100\mu\text{A}$ | 1.65V~5.5V | 0.01 | - | V |
| | | $I_{OH} = 4\text{ mA}$ | 1.65V | 0.11 | - | |
| | | $I_{OH} = 8\text{ mA}$ | 2.3V | 0.11 | - | |
| | | $I_{OH} = 16\text{ mA}$ | 3V | 0.2 | - | |
| | | $I_{OH} = 32\text{ mA}$ | 4.5V | 0.35 | - | |
| Input current | I_I | A | $V_I = 5.5\text{V}$ or GND | 0~5.5V | ± 5 | μA |
| Turn off current | I_{OFF} | V_I | $V_I = 5.5\text{V}$ | 0 | ± 10 | μA |
| | | V_O | $V_O = 5.5\text{V}$ | 0 | ± 10 | |
| Working current | I_{CC} | $V_I = 5.5\text{V}, I_o = 0$ | 1.65V~5.5V | 0.01 | 10 | μA |
| | | $V_I = \text{GND}, I_o = 0$ | | 0.01 | 10 | |
| Working current variation | ΔI_{CC} | $A = V_{CC} - 0.6\text{V}$ | 3V~5.5V | 25 | - | μA |

AC electrical characteristics: $T_A = 25^{\circ}\text{C}$ $V_{CC} = 5.0\text{V}$, $T_R \leq 20\text{ns}$, see test method.

| project | Symbol | Test conditions | minimum value | Typical value | Maximum | Company |
|-------------------------------------------|-----------|---------------------|---------------|---------------|---------|---------|
| Maximum transmission delay time a, B to y | t_{DHL} | $C_i = 15\text{pF}$ | - | 10 | - | ns |
| | t_{PLH} | $C_L = 15\text{pF}$ | - | 10 | - | ns |




- Note: 1. C_L capacitor is an external chip capacitor (0603), which is connected close to the output pin, and the capacitance ground is close to the chip GND; 2. Input: port input level, $f = 500\text{kHz}$, $d = 50\%$; $t_r = t_f \leq 20\text{ns}$; 3. Output: y-end output test.


■ Encapsulation information

Unit: mm / in





DBV (SOT23-5)




■ Marking




DCK (SC70-5)




■ Marking




DRL (SOT-553)




DRY (SOT-886)





DSF (SON-6)



YZP (DSBGA-5)



LAND PATTERN EXAMPLE
SCALE:40X



DPW (X2SON-4)

