

# **NAND08GW3D2A NAND16GW3D2A**

**Preliminary Data**

# 8-Gbit, 16-Gbit, 4224-byte page, multilevel cell, 3 V supply, multiplane, NAND flash memory

## **Features**

- <span id="page-0-0"></span>■ High density multilevel cell (MLC) flash memory
	- 8, 16 Gbits of memory array
	- 256, 512 Mbits of spare area
	- Cost-effective solutions for mass storage applications
- NAND interface
	- x8 bus width
	- Multiplexed address/data
- Supply voltage:  $V_{DD} = 2.7$  to 3.6 V
- Page size: (4096 + 128 spare) bytes
- Block size: (512K + 16K spare) bytes
- Multiplane architecture
	- Array split into two independent planes
	- All operations can be performed on both planes simultaneously
- Memory cell array:
	- $(4 K + 128)$  bytes x 128 pages x 2048 blocks (8-Gbit devices)
	- (4 K + 128) bytes x 128 pages x 4096 blocks (16-Gbit devices)
- Page read/program
	- Random access: 60 µs (max)
	- Sequential access: 25 ns (min)
	- Page program operation time: 800 µs (typ)
- Multipage program time (2 pages): 800 µs (typ)
- Copy-back program
	- Fast page copy
- Fast block erase
	- Block erase time: 2.5 ms (typ)



- Multiblock erase time (2 blocks): 2.5 ms (typ)
- Status register
- Electronic signature
- <span id="page-0-1"></span>**Security features** 
	- OTP area
	- Serial number (unique ID) option
- Chip enable 'don't care'
- Data protection
	- Hardware program/erase locked during power transitions
- Development tools
	- Error correction code models
	- Bad block management and wear leveling algorithm
	- HW simulation models
- Data integrity
	- 10,000 program/erase cycles (with ECC)
	- 10 years data retention
- RoHS compliant packages available

# **Contents**







# **List of tables**



# **List of figures**



## <span id="page-6-0"></span>**1 Description**

The NANDxxGW3D2A is a multilevel cell (MLC) device from the NAND flash 4224-byte page family of non-volatile flash memories. The NAND08GW3D2A and the NAND16GW3D2A have a density of 8 and 16 Gbits, respectively. The devices operate from a 3 V power supply.

The address lines are multiplexed with the data input/output signals on a multiplexed x8 input/output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased up to 10,000 cycles (with error correction code (ECC) on). The devices also have hardware security features; a write protect pin is available to provide hardware protection against program and erase operations.

The devices feature an open-drain, ready/busy output that identifies if the program/erase/ read (P/E/R) controller is currently active. The use of an open-drain output allows the ready/busy pins of several memories to be connected to a single pull-up resistor.

The memory array is split into 2 planes. This multiplane architecture makes it possible to program 2 pages at a time (one in each plane), to erase 2 blocks at a time (one in each plane), or to read 2 pages at a time (one in each plane) dividing by two the average program, erase, and read times.

The device has the Chip Enable 'don't care' feature, which allows the bus to be shared between more than one memory at the same time, as Chip Enable transition during the latency time do not stop the read operation. Program and erase operations can never be interrupted by Chip Enable transition.

The devices come with two security features:

- OTP (one time programmable) area, which is a restricted access area where sensitive data/code can be stored permanently. The access sequence and further details about this feature are subject to an NDA (non disclosure agreement)
- Serial number (unique identifier) option, which enables each device to be uniquely identified. It is subject to an NDA and is, therefore, not described in the datasheet.

For more details about these security features, contact your nearest Numonyx sales office.

The devices are available in TSOP48 ( $12 \times 20$  mm) package. and are shipped from the factory with block 0 always valid and the memory content bits, in valid blocks, erased to '1'.

Refer to the list of available part numbers and to [Table 24: Ordering information scheme](#page-61-1) for information on how to order these options.



<span id="page-7-0"></span>



### <span id="page-7-1"></span>**Figure 1. Logic block diagram**



<span id="page-8-1"></span>



#### <span id="page-8-0"></span>**Table 2. Signal names**





<span id="page-9-0"></span>**Figure 3. TSOP48 connections**



# <span id="page-10-0"></span>**2 Memory array organization**

The memory array is comprised of NAND structures where 32 cells are connected in series.

It is organized into blocks where each block contains 128 pages. The array is split into two areas, the main area and the spare area. The main area of the array stores data, whereas the spare area typically stores software flags or bad block identification.

The pages are split into a 4096-byte main area and a spare area of 128 bytes. Refer to [Figure 4: Memory array organization](#page-11-0).

## <span id="page-10-1"></span>**2.1 Bad blocks**

The NAND08GW3D2A and NAND16GW3D2A devices may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the device.

The bad block information is written prior to shipping (refer to Section 9.1: Bad block [management](#page-42-1) for more details).

[Table 3: Valid blocks](#page-10-2) shows the minimum number of valid blocks. The values shown include both the bad blocks that are present when the device is shipped and the bad blocks that could develop later on.

These blocks need to be managed using bad blocks management and block replacement (refer to [Section 9: Software algorithms](#page-42-0)).



#### <span id="page-10-2"></span>Table 3 **Table 3. Valid blocks**

<span id="page-11-0"></span>



## <span id="page-12-0"></span>**3 Signals descriptions**

See [Figure 1: Logic block diagram](#page-7-1), and [Table 2: Signal names](#page-8-0) for a brief overview of the signals connected to this device.

## <span id="page-12-1"></span>**3.1 Inputs/outputs (I/O0-I/O7)**

Input/outputs 0 to 7 are used to input the selected address, output the data during a read operation, or input a command or data during a write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

## <span id="page-12-2"></span>**3.2 Address Latch Enable (AL)**

The Address Latch Enable activates the latching of the address inputs in the command interface. When AL is High, the inputs are latched on the rising edge of Write Enable.

## <span id="page-12-3"></span>**3.3 Command Latch Enable (CL)**

The Command Latch Enable activates the latching of the command inputs in the command interface. When CL is High, the inputs are latched on the rising edge of Write Enable.

## <span id="page-12-4"></span>**3.4 Chip Enable (E)**

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low,  $V_{II}$ , the device is selected. If Chip Enable goes High,  $V_{IH}$ , while the device is busy, the device remains selected and does not go into standby mode.

## <span id="page-12-5"></span>**3.5 Read Enable (R)**

The Read Enable pin, R, controls the sequential data output during read operations. Data is valid t<sub>RLOV</sub> after the falling edge of  $\overline{R}$ . The falling edge of  $\overline{R}$  also increments the internal column address counter by one.

## <span id="page-12-6"></span>**3.6 Write Enable (W)**

The Write Enable input,  $\overline{W}$ , controls writing to the command interface, input address, and data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of 10 µs (min) is required before the command interface is ready to accept a command. It is recommended to keep Write Enable High during the recovery time.



## <span id="page-13-0"></span>**3.7 Write Protect (WP)**

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low,  $V_{II}$ , the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low,  $V_{II}$ , during power-up and power-down.

## <span id="page-13-1"></span>**3.8 Ready/Busy (RB)**

The Ready/Busy output, RB, is an open-drain output that can identify if the P/E/R controller is currently active.

When Ready/Busy is Low,  $V_{OL}$ , a read, program or erase operation is in progress. When the operation completes, Ready/Busy goes High,  $V_{OH}$ .

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low indicates that one, or more, of the memories is busy.

During power-up and power-down a minimum recovery time of 10 µs is required before the command interface is ready to accept a command. During this period the Ready/Busy signal is Low,  $V_{\Omega}$ .

Refer to [Section 12.1: Ready/Busy signal electrical characteristics](#page-58-0) for details on how to calculate the value of the pull-up resistor.

## <span id="page-13-2"></span>**3.9** V<sub>DD</sub> supply voltage

 $V<sub>DD</sub>$  provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever  $V_{DD}$  is below  $V_{LKO}$  (see [Table 20: DC characteristics](#page-50-0)) to protect the device from any involuntary program/erase during power transitions.

Each device in a system should have  $V_{DD}$  decoupled with a 0.1 µF capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

## <span id="page-13-3"></span>3.10 V<sub>SS</sub> ground

Ground,  $V_{SS}$  is the reference for the power supply. It must be connected to the system ground.



## <span id="page-14-0"></span>**4 Bus operations**

There are six standard bus operations that control the memory. Each of these is described in this section. See the summary in [Table 4: Bus operations](#page-15-2).

Typically, glitches of less than 3 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

## <span id="page-14-1"></span>**4.1 Command input**

Command input bus operations give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input commands.

See [Figure 31](#page-52-0) and [Table 21](#page-50-1) for details of the timings requirements.

## <span id="page-14-2"></span>**4.2 Address input**

Address input bus operations input the memory addresses. Five bus cycles are required to input the addresses (refer to [Table 5: Address insertion](#page-15-3)).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See [Figure 32](#page-52-1) and [Table 21](#page-50-1) for details of the timings requirements.

## <span id="page-14-3"></span>**4.3 Data input**

Data input bus operations input the data to be programmed. Data is only accepted when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See [Figure 33](#page-53-0) and [Table 21](#page-50-1) for details of the timing requirements.

## <span id="page-14-4"></span>**4.4 Data output**

Data output bus operations read the data in the memory array, the status register, the electronic signature, and the unique identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.

If the Read Enable pulse frequency is lower then 33 MHz ( $t_{RIR}$  higher than 30 ns), the output data is latched on the rising edge of Read Enable signal (see Figure 34: Sequential [data output after read AC waveforms](#page-53-1)).



For higher frequencies ( $t_{RI\,RI}$  lower than 30 ns), the extended data out (EDO) mode must be considered. In this mode, data output is valid on the input/output bus for a time of  $t_{\text{RI OX}}$  after the falling edge of Read Enable signal (see Figure 34: Sequential data output after read AC [waveforms](#page-53-1)).

See [Table 22: AC characteristics for operations](#page-51-0), for details on the timings requirements.

## <span id="page-15-0"></span>**4.5 Write protect**

Write protect bus operations protect the memory against program or erase operations. When the Write Protect signal is Low the device does not accept program or erase operations, therefore, the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection, even during power-up.

## <span id="page-15-1"></span>**4.6 Standby**

The memory enters standby mode by holding Chip Enable,  $\overline{E}$ , High for at least 10 µs. In standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

<b>Bus operation</b>	Ē	AL	<b>CL</b>	$\overline{\mathsf{R}}$	W	<b>WP</b>	<b>I/O0 - I/O7</b>
Command input	$V_{IL}$	$V_{IL}$	$V_{\text{IH}}$	$V_{\text{IH}}$	Rising	$X^{(1)}$	Command
Address input	$V_{IL}$	$V_{\text{IH}}$	$V_{IL}$	V <sub>IH</sub>	Rising	X	Address
Data input	$V_{IL}$	$V_{IL}$	$V_{IL}$	$V_{\text{IH}}$	Rising	V <sub>IH</sub>	Data input
Data output	$V_{IL}$	$V_{IL}$	$V_{IL}$	Falling	V <sub>IH</sub>	X	Data output
Write protect	X	X	X	X	X	$V_{IL}$	
Standby	$V_{\text{IH}}$	X	X	X	X	$V_{IL}/V_{DD}$	

<span id="page-15-2"></span>Table 4. **Bus operations** 

1. WP must be  $V_{\text{IH}}$  when issuing a program or erase command.

#### <span id="page-15-3"></span>Table 5. **Table 5. Address insertion(1)**



1. Any additional address input cycles are ignored.

2. A31 for 16-Gbit devices,  $V_{II}$  for 8-Gbit devices.

#### <span id="page-15-4"></span>Table 6. **Table 6. Address definitions**



1. A31is only used for 16-Gbit devices. The address is A20-A30 for 8-Gbit devices.



# <span id="page-16-0"></span>**5 Command set**

All bus write operations to the device are interpreted by the command interface. The commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is High. Device operations are selected by writing specific commands to the command register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The commands are summarized in [Table 7: Command set](#page-16-1).

<b>Function</b>	1st cycle	2nd cycle	3rd cycle	4th cycle	<b>Acceptable during</b> command busy
Page Read	00h	30h			
Read for Copy Back	00h	35h			
Read ID	90 <sub>h</sub>				
Reset	<b>FFh</b>				Yes
Page Program	80h	10 <sub>h</sub>			
Multiplane Page Program	80h	11h	81h	10 <sub>h</sub>	
Multiplane Read	60h	60h	30h		
Copy Back Program	85h	10 <sub>h</sub>			
Multiplane Copy Back Program	85h	11h	81h	10 <sub>h</sub>	
Multiplane Copy Back Read	60h	60h	35h		
<b>Block Erase</b>	60h	D <sub>0</sub> h			
Multiplane Block Erase	60h	60h	D <sub>0</sub> h		
<b>Read Status Register</b>	70 <sub>h</sub>				Yes
Random Data Input	85h				
Random Data Output	05h	E <sub>0</sub> h			
Multiplane Random Data Output	00 <sub>h</sub>	05h	E <sub>0</sub> h		
Page Program with 2-Kbyte Compatibility	80h	11h	80h	10 <sub>h</sub>	
Copy Back Program with 2-Kbyte Compatibility	85h	11h	85h	10 <sub>h</sub>	

<span id="page-16-1"></span>Table 7. **Command set** 

## <span id="page-17-0"></span>**6 Device operations**

## <span id="page-17-1"></span>**6.1 Single plane operations**

This section gives the details of the single plane device operations.

#### <span id="page-17-2"></span>**6.1.1 Page read**

At power-up the device defaults to read mode. To enter read mode from another mode the Read command must be issued, see [Table 7: Command set](#page-16-1). Once a Read command is issued, subsequent consecutive read commands only require the confirm command code (30h).

After a first page read operation, the device stays in read mode and a second page read can be started by inputting 5 address cycles and a read confirm command.

Once a read command is issued, two types of operations are available: random read and sequential page read. The random read mode is enabled when the page address is changed.

After the first random read access, the page data (4224 bytes) is transferred to the page buffer in a time of  $t_{B1BH1}$  (refer to [Table 22: AC characteristics for operations](#page-51-0) for value). Once the transfer is complete, the Ready/Busy signal goes High. The data can then be read out sequentially (from the selected column address to last column address) by pulsing the Read Enable signal (see [Figure 37: Page read operation AC waveforms](#page-55-0)).

The device can output random data in a page, instead of the consecutive sequential data, by issuing a Random Data Output command. The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command. The Random Data Output command can be issued as many times as required within a page.

<span id="page-18-1"></span>



#### <span id="page-18-0"></span>**6.1.2 Page program**

The page program operation is the standard operation to program data to the memory array. Generally, data is programmed sequentially, however, the device does support random input within a page.

The memory array is programmed by page, however, partial page programming is allowed where any number of bytes (1 to 4224) can be programmed.

Only one consecutive partial page program operation is allowed on the same page (see [Table 16: Program and erase times and program erase endurance cycles](#page-47-1)). After exceeding this a Block Erase command must be issued before any further program operations can take place in that page (see [Figure 6: Page program operation](#page-19-0)).

When a program operation is abnormally aborted (such as during a power-down), the page data under program data as well as the paired page data may be damaged (see  $Table 8$ : [Paired page address information](#page-20-0)).

Within a given block, the pages must be programmed sequentially and random page address programming is not allowed.



## <span id="page-19-0"></span>**Figure 6. Page program operation**







#### <span id="page-20-0"></span>Table 8. **Table 8. Paired page address information**

Once the program operation has started the status register can be read using the Read Status Register command. During program operations the status register only flags errors for bits set to '1' that have not been successfully programmed to '0'.



During the program operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored. Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

The device remains in read status register mode until another valid command is written to the command interface.

#### <span id="page-21-0"></span>**Sequential input**

To input data sequentially the addresses must be sequential and remain in one block.

For sequential input, each page program operation comprises five steps:

- 1. One bus cycle is required to set up the Page Program (sequential input) command (see [Table 7: Command set](#page-16-1))
- 2. Five bus cycles are then required to input the program address (refer to Table 5: [Address insertion](#page-15-3))
- 3. The data is loaded into the data registers
- 4. One bus cycle is required to issue the Page Program Confirm command to start the P/E/R controller. The P/E/R controller only starts if the data has been loaded in step 3
- 5. The P/E/R controller then programs the data into the array.

#### **Random data input**

During a sequential input operation, the next sequential address to be programmed can be replaced by a random address issuing a Random Data Input command. The following two steps are required to issue the command:

- 1. One bus cycle is required to setup the Random Data Input command (see Table  $7$ ).
- 2. Two bus cycles are then required to input the new column address (refer to Table  $5$ ).

Random data input operations can be repeated as often as required in any given page.



#### <span id="page-22-1"></span>**Figure 7. Random data input during sequential data input**

#### <span id="page-22-0"></span>**6.1.3 Block erase**

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All previous data in the block is lost.

An erase operation consists of three steps (refer to [Figure 8: Block erase operation](#page-23-1)):

- 1. One bus cycle is required to setup the Block Erase command. Only addresses A20 to A30 (for 8-Gbit devices) or A20 to A31 (for 16-Gbit devices) are valid while the addresses A13 to A19 are ignored
- 2. Three bus cycles are then required to load the address of the block to be erased. Refer to [Table 6: Address definitions](#page-15-4) for the block addresses of each device
- 3. One bus cycle is required to issue the Block Erase Confirm command to start the P/E/R controller.

The erase operation is initiated on the rising edge of Write Enable,  $\overline{W}$ , after the Confirm command is issued. The P/E/R controller handles block erase and implements the verify process.

During the block erase operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored.

Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High. If the operation completes successfully, the write status bit I/O0 is '0', otherwise it is set to '1' (refer to [Section 6.5: Read status register](#page-37-1)).



N numonyx

#### <span id="page-23-1"></span>**Figure 8. Block erase operation**



## <span id="page-23-0"></span>**6.1.4 Copy-back program**

The copy-back program with read for copy-back operation is configured to quickly and efficiently rewrite data stored in one page without data reloading when the bit error is not in data stored.

Since the time-consuming re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly-assigned free block. The copy-back operation is a sequential execution of read for copy-back and copy back program with the destination page address. A read operation with a 35h command in the address of the source page moves the entire 4224 bytes into the internal data buffer. When the device returns to the ready state ( $R\overline{B}$  High), optional readout of data is allowed by pulsing  $\overline{R}$  to check ECC (see [Figure 10: Copy back program operation \(with readout of data\)](#page-24-2)). The next bus write cycle of the command is given to input the target page address.

The actual programming operation begins after the Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the  $R\overline{B}$  output, or the status bit (I/O6) of the status register. When the copy back program is complete, the write status bit (I/O0) can be checked. The command register remains in read status command mode until another valid command is written to the command register. During the copy back program, data modification is possible using Random Data Input command (85h) as shown in Figure 11: Copy back [program operation with random data input](#page-24-3).

The copy back program operation is only allowed within the same memory plane.

<span id="page-23-2"></span>





<span id="page-24-2"></span>

<span id="page-24-3"></span>



## <span id="page-24-0"></span>**6.2 Multiplane operations**

## <span id="page-24-1"></span>**6.2.1 Multiplane page read**

The multiplane page read operation is an extension of a page read operation for a single plane. Since the device is equipped with two memory planes, a read of two pages (one for each plane) is enabled by activating two sets of 4224-byte page registers (one for each plane). The multiplane page read operation is initiated by repeating twice the command 60h, followed by 3-address cycles, and then by one 30h Read Confirm command (only 3-address cycles are needed because the multiplane page read operation addresses the whole page starting form the first byte). In this case only the same page of the same block can be selected from each plane.

After the Read Confirm command (30h) the 8448 bytes of data within the selected two pages are transferred into the data registers in a time of  $t_{\text{B, BH1}}$ . The system controller can detect the completion of data transfer  $(t_{BIBH1})$  by monitoring the output of the RB pin.

Once the data is loaded into the data registers, the data of first plane must be read by issuing the command 00h with 5 address cycles (all 00h), the command 05h with a 2 column address, the command E0h, and then by toggling Read Enable,  $\overline{R}$ . If the 2-column address is 00h, then the read output starts from the beginning of the page, otherwise the data output starts from selected column for random data output (see Figure 12: Multiplane [page read operation with random data output](#page-26-0)).



The data of the second plane must be read using the following command sequence: command 00h with 5 address cycles (all 00h except A20 = High), command 05h with a 2 column address, E0h, and then toggling Read Enable,  $\overline{R}$ . If the 2-column address is 00h, then the read output starts from the beginning of the page, otherwise the data output starts from selected column for random data output.

To execute multiple random data outputs within the same 2 selected pages, the command sequence is: command 00h with 5 address cycles, command 05h with a 2-column address, and finally E0h. In 5 address cycles A20 = Low allows random read in the first plane page, while  $A20 =$  High allows random read in the second plane page (*Figure 12: Multiplane page* [read operation with random data output](#page-26-0)).

Restrictions and details about the multiplane page read operation are shown in *Figure 12:* [Multiplane page read operation with random data output](#page-26-0). The multiplane page read operation must be used in the block that has been programmed with multiplane page program.



<span id="page-26-0"></span>

1. A31 is only used for 16-Gbit devices.

### <span id="page-27-0"></span>**6.2.2 Multiplane page program**

The devices support multiplane page program, that allows the programming of two pages in parallel, one in each plane.

A multiplane page program operation requires two steps:

- 1. The first step loads serially up to two pages of data (8448 bytes) into the data buffer. It requires:
	- One clock cycle to set up the Page Program command (see Section : Sequential [input](#page-21-0))
	- Five bus write cycles to input the first page address and data. The address of the first page must be within the first plane  $(A20 = Low)$
	- One bus write cycle to issue the page program confirm code. After this the device is busy for a time of  $t_{BI BH5}$
	- When the device returns to the ready state (ready/busy high), a multiplane page program setup code must be issued, followed by the second page address (5 write cycles) and data. The address of the second page must be within the second plane (A20 = High), and A19 to A13 must be the address bits loaded during the first address insertion
- 2. The second step programs, in parallel, the two pages of data loaded into the data buffer into the appropriate memory pages. It is started by issuing a Program Confirm command.

As for standard page program operations, the device supports random data input during both data loading phases.

Once the multiplane page program operation has started, maintaining a delay of  $t_{\text{BI BH5}}$ , the status register can be read using the Read Status Register command.

If the first or second page program fails, the fail bit of the status register is set: the device supports a pass/fail status of each plane (I/O0: total; I/O1: first plane; I/O2: second plane).



#### <span id="page-28-1"></span>**Figure 13. Multiplane page program operation**

1. No command between 11h and 81h is permitted except 70h and FFh.

2. A31 is only used for 16-Gbit devices.

### <span id="page-28-0"></span>**6.2.3 Multiplane erase**

The multiplane erase operation allows the erasure of two blocks in parallel, one in each plane (refer to [Figure 14: Multiplane erase operation](#page-29-1) for details of the sequence).

The Block Erase Setup command (60h) must be issued two times, each time followed by the 1st and 2nd block address cycles, respectively (3 cycles for each time). As for block erase operation, the Erase Confirm command (D0h) makes this operation start. No dummy busy time is required between the first and second block address cycles insertion.

Address limitation required for a multiplane program applies also to multiplane erase. The operation progress can also be checked as for multiplane program operation.

If the first or second block erase fails, the fail bit of the status register is set: the device supports a pass/fail status of each plane (I/O0: total; I/O1: first plane; I/O2: second plane).



#### <span id="page-29-1"></span>**Figure 14. Multiplane erase operation**

### <span id="page-29-0"></span>**6.2.4 Multiplane copy back program**

The two-plane copy back program operation is an extension of the copy back program operation for a single plane with 4224-byte page registers. As for the single plane copy back, a multiplane read operation with '35h' command (multiplane read for copy back) and the address of the source pages moves the whole 4224-byte of each page into the internal data buffer of each plane. Since the device is equipped with two memory planes, activating the two sets of 4224-byte page registers enables a simultaneous programming of two pages. [Figure 15: Multiplane copy back program operation](#page-30-0) and [Figure 16: Multiplane copy back](#page-31-0)  [program operation with random data input](#page-31-0) show the details of the command sequence for the multiplane copy back operation in standard operation mode. [Figure 17](#page-32-0) to [20](#page-34-0) show the new multiplane copy back program flows introduced to reduce the buffer size (8 Kbytes) required by the host to perform the multiplane copy back program operation. The sequences of data out followed by data input for each plane can be performed an indefinite number of times, depending on the buffer size used by the host. [Figure 17](#page-32-0) shows the sequence when the host is equipped with a 4-Kbyte buffer size, while [Figure 20](#page-34-0) shows the sequence when the host is equipped with a 2-kbyte buffer size.





### <span id="page-30-0"></span>**Figure 15. Multiplane copy back program operation**

1. A31 is only used for 16-Gbit devices.



<span id="page-31-0"></span>

1. A31 is only used for 16-Gbit devices.



#### <span id="page-32-0"></span>**Figure 17. Multiplane copy back operation sequence**

<span id="page-32-1"></span>**Figure 18. Multiplane copy back operation flow**





<span id="page-33-0"></span>

<span id="page-34-0"></span>



## <span id="page-35-0"></span>**6.3 2-Kbyte page backward compatibility**

## <span id="page-35-1"></span>**6.3.1 Page program with 2-Kbyte page compatibility**

A special page program operation is provided for 2-Kbyte compatibility, as shown in [Figure 21: Page program with 2-Kbyte page compatibility](#page-35-3).



<span id="page-35-3"></span>**Figure 21. Page program with 2-Kbyte page compatibility**

1. Any command between 11h and 80h is not allowed, except 70h/F1h and FFh.

2. A31 is only used for 16-Gbit devices.

## <span id="page-35-2"></span>**6.3.2 Copy back program with 2-Kbyte page compatibility**

A special copy back program operation is provided for 2-Kbyte page compatibility as shown in [Figure 22: Copy back program with 2-Kbyte page compatibility](#page-36-0) and [Figure 23: Copy back](#page-36-1)  [program with 2-Kbyte page compatibility and random data input](#page-36-1).





#### <span id="page-36-0"></span>**Figure 22. Copy back program with 2-Kbyte page compatibility**

- 1. Copy back program operation is allowed only within the same memory plane.
- 2. On the same plane, it is not allowed to operate a copy-back program from an odd address page (source page) to an even<br>, address page (target page) or from an even address page (source page) to an odd address page (targe the copy-back program is permitted only between odd address pages or even address pages.
- 3. Any command between 11h and 85h is not allowed, except 70h/F1h and FFh.
- 4. A31 is only used for 16-Gbit devices.

<span id="page-36-1"></span>



- 1. Copy back program operation is allowed only within the same memory plane.
- 2. On the same plane, it is not allowed to operate a copy-back program from an odd address page (source page) to an even address page (target page) or from an even address page (source page) to an odd address page (target page). Therefore,<br>the copy-back program is permitted only between odd address pages or even address pages.
- 3. Any command between 11h and 85h is not allowed, except 70h/F1h and FFh.
- 4. A31 is only used for 16-Gbit devices.



## <span id="page-37-0"></span>**6.4 Reset**

The Reset command reset the command interface and status register. If the Reset command is issued during any operation, the operation is aborted. If it is a program or erase operation that is being aborted, the contents of the memory locations being modified are no longer valid as the data is partially programmed or erased.

If the device has already been reset, then the new Reset command is not accepted.

The Ready/Busy signal goes Low for  $t_{BLBH4}$  after the Reset command is issued. The value of  $t_{B1 BHA}$  depends on the operation that the device was performing when the command was issued. Refer to [Table 22: AC characteristics for operations](#page-51-0) for the values.

## <span id="page-37-1"></span>**6.5 Read status register**

The device contains a status register that provides information on the current or previous program or erase operation. The various bits in the status register convey information and errors on the operation.

The status register is read by issuing the Read Status Register command. The status register information is present on the output data bus (I/O0-I/O7) on the falling edge of Chip Enable, or Read Enable, whichever occurs last. When several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip Enable or Read Enable signals to update the contents of the status register.

After the Read Status Register command has been issued, the device remains in read status register mode until another command is issued. Therefore, if a Read Status Register command is issued during a random read cycle a new read command must be issued to continue with a page read operation.

Refer to [Table 9](#page-37-2) which summarizes status register bits and should be read in conjunction with the following text descriptions.

<b>VO</b>	Page program (SP/DP)	<b>Block erase</b> (SD/DP)	Page read	<b>Definition</b>
$\Omega$	Pass/fail	Pass/fail	<b>NA</b>	Pass: '0', Fail: '1'
1	Plane 0: pass/fail	Plane 0 Pass/fail	<b>NA</b>	Plane 0: Pass: '0', Fail: '1'
$\overline{2}$	Plane 1: pass/fail	Plane 1 Pass/fail	<b>NA</b>	Plane 1: Pass: '0', Fail: '1'
3	NA.	<b>NA</b>	<b>NA</b>	
$\overline{4}$	<b>NA</b>	<b>NA</b>	<b>NA</b>	
5	Ready/busy	Ready/busy	Ready/busy	Busy: '0'; Ready:'1'
6	Ready/busy	Ready/busy	Ready/busy	Busy: '0', Ready: '1'
7	Write protect	Write protect	Write protect	Protected: '0', Not protected: '1'

<span id="page-37-2"></span>Table 9. **Status register bits** 



### <span id="page-38-0"></span>**6.5.1 Write protection bit (SR7)**

The write protection bit can identify if the device is protected or not. If the write protection bit is set to '1' the device is not protected and program or erase operations are allowed. If the write protection bit is set to '0' the device is protected and program or erase operations are not allowed.

### <span id="page-38-1"></span>**6.5.2 P/E/R controller bit (SR6)**

Status register bit SR6 acts as a P/E/R controller bit, which indicates whether the P/E/R controller is active or inactive. When the P/E/R controller bit is set to '0', the P/E/R controller is active (device is busy); when the bit is set to '1', the P/E/R controller is inactive (device is ready).

### <span id="page-38-2"></span>**6.5.3 Error bit (SR0)**

The error bit identifies if any errors have been detected by the P/E/R controller. The error bit is set to '1' when a program or erase operation has failed to write the correct data to the memory. If the error bit is set to '0', the operation has completed successfully.

## <span id="page-38-3"></span>**6.6 Read electronic signature**

The device contains a manufacturer code and device code. The following three steps are required to read these codes:

- 1. One bus write cycle to issue the Read Electronic Signature command (90h)
- 2. One bus write cycle to input the address (00h)
- 3. Four bus read cycles to sequentially output the data (as shown in Table 11: Electronic [signature](#page-38-5)).

<span id="page-38-4"></span>**Table 10. Device identifier codes**

Device identifier cycle	<b>Description</b>
1st	Manufacturer code
2 <sub>nd</sub>	Device identifier
3rd	Internal chip number, cell type, etc.
4th	Page size, block size, spare size organization
5th	Multiplane information

#### <span id="page-38-5"></span>**Table 11. Electronic signature**





I/O	<b>Definition</b>	Value	<b>Description</b>		
		0 <sub>0</sub>			
$I/O1-I/O0$		0 <sub>1</sub>	2		
	Die/package	10	4		
		11	8		
		0 <sub>0</sub>	2-level cell		
		0 <sub>1</sub>	4-level cell		
$I/O3-I/O2$	Cell type	10	8-level cell		
		11	16-level cell		
$I/O5-I/O4$		0 <sub>0</sub>			
	Number of simultaneously programmed pages	0 <sub>1</sub>	2		
		10	4		
		11	8		
I/O6	Interleaved programming	0	Not supported		
	between multiple devices		Supported		
I/O7	Write cache	$\Omega$	Not supported		
			Supported		

<span id="page-39-0"></span>**Table 12. Electronic signature byte 3**

#### <span id="page-39-1"></span>**Table 13. Electronic signature byte 4**



<b>VO</b>	<b>Definition</b>	<b>Value</b>	<b>Description</b>
$I/O1 - I/O0$	Reserved	0 <sub>0</sub>	
		0 <sub>0</sub>	1 plane
$I/O3 - I/O2$	Plane number	0 <sub>1</sub>	2 planes
		1 <sub>0</sub>	4 planes
		$1\quad1$	8 planes
$I/O6 - I/O4$		000	512 Mbits
		001	1 Gbit
		010	2 Gbits
	Plane size	011	4 Gbits
	(without redundant area)	100	8 Gbits
		1 0 1	Reserved
		110	Reserved
		1 1 1	Reserved
I/O7	Reserved	0	

<span id="page-40-1"></span>**Table 14. Electronic signature byte 5**

## <span id="page-40-0"></span>**7 Data protection**

The device has hardware features to protect against spurious program and erase operations. An internal voltage detector disables all functions whenever  $V_{DD}$  is below the  $V_{LKO}$  threshold. It is recommended to keep  $\overline{WP}$  at  $V_{IL}$  during power-up and power-down.

In the  $V_{DD}$  range from  $V_{LKO}$  to the lower limit of nominal range, the  $\overline{WP}$  pin should be kept Low  $(V_{II})$  to guarantee hardware protection during power transitions, as shown in *[Figure 24](#page-40-2)*.



<span id="page-40-2"></span>**Figure 24. Data protection** 

# <span id="page-41-0"></span>**8 Write protect operation**

Erase and program operations are automatically reset when  $\overline{WP}$  goes Low (t<sub>VLWH</sub>= 100 ns). Erase and program operations are enabled and disabled as shown in [Figure 25](#page-41-1), [Figure 26](#page-41-2), [Figure 27](#page-42-2), and [Figure 28](#page-42-3).

If  $\overline{\text{WP}}$  goes Low after the device has gone busy, the internal reset is executed and program/erase operation exits. The device becomes ready again after the internal reset sequence is executed. To avoid any corruption of stored data, WP must not go Low after the Confirm command. Any partial program/erase operation may modify stored data not only in the current page but also in the paired page, according to Table 8: Paired page address [information](#page-20-0).

<span id="page-41-1"></span>**Figure 25. Program enable waveform**



#### <span id="page-41-2"></span>**Figure 26. Program disable waveform**



#### <span id="page-42-2"></span>**Figure 27. Erase enable waveform**



#### <span id="page-42-3"></span>**Figure 28. Erase disable waveform**



## <span id="page-42-0"></span>**9 Software algorithms**

This section provides information on the software algorithms that Numonyx recommends implementing to manage the bad blocks and extend the lifetime of the NAND device.

NAND flash memories are programmed and erased by Fowler-Nordheim tunneling using high voltage. Exposing the device to high voltage for extended periods can cause the oxide layer to be damaged. For this reason, the number of program and erase cycles is limited (see [Table 16: Program and erase times and program erase endurance cycles](#page-47-1) for value). To extend the number of program and erase cycles and to increase data retention, it is recommended to implement garbage collection and wear-leveling while the implementation of error correction code algorithms is mandatory.

To help integrate a NAND memory into an application, Numonyx can provide a full range of software solutions: file system, sector manager, drivers, and code management.

Contact the nearest Numonyx sales office or visit www.numonyx.com for more details.

## <span id="page-42-1"></span>**9.1 Bad block management**

Devices with bad blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A bad block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor.

The devices are supplied with all the locations inside valid blocks erased (FFh). The bad block information is written prior to shipping. Any block, where the 1st byte in the spare area of the last page, does not contain FFh, is a bad block.

The bad block information must be read before any erase is attempted as the bad block Information may be erased. For the system to be able to recognize the bad blocks based on the original information it is recommended to create a bad block table following the flowchart shown in [Figure 29: Bad block management flowchart](#page-44-1).

## <span id="page-43-0"></span>**9.2 NAND flash memory failure modes**

The NAND08GW3D2A and NAND16GW3D2A may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the devices.

To implement a highly reliable system, all the possible failure modes must be considered:

Program/erase failure

in this case, the block has to be replaced by copying the data to a valid block. These additional bad blocks can be identified as attempts to program or erase them and give errors in the status register.

Because the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. The Copy Back Program command can be used to copy the data to a valid block. See Figure 7: [Random data input during sequential data input](#page-22-1) for more details.

**Read failure** 

in this case, ECC correction must be implemented. To efficiently use the memory space, it is recommended to recover single-bit errors in read by ECC, without replacing the whole block.

Refer to [Table 15](#page-43-1) for the procedure to follow if an error occurs during an operation.

<b>Operation</b>	<b>Procedure</b>			
Erase	<b>Block replacement</b>			
Program	Block replacement or ECC (with 4 bits/528 bytes)			
Read	ECC (with 4 bits/528 bytes)			

<span id="page-43-1"></span>Table 15. **Block failure** 





<span id="page-44-1"></span>**Figure 29. Bad block management flowchart**

## <span id="page-44-0"></span>**9.3 Garbage collection**

When a data page needs to be modified, it is faster to write to the first available page and mark the previous page as invalid. After several updates it is necessary to remove invalid pages to free some memory space.

To free this memory space and allow further program operations, it is recommended to implement a garbage collection algorithm. In a garbage collection software the valid pages are copied into a free area and the block containing the invalid pages is erased (see [Figure 30](#page-44-2)).

<span id="page-44-2"></span>



## <span id="page-45-0"></span>**9.4 Wear-leveling algorithm**

For write-intensive applications, it is recommended to implement a wear-leveling algorithm to monitor and spread the number of write cycles per block.

In memories that do not use a wear-leveling algorithm, not all blocks get used at the same rate. The wear-leveling algorithm ensures that equal use is made of all the available write cycles for each block.

There are two wear-leveling levels:

- 1. First level wear-leveling, where new data is programmed to the free blocks that have had the fewest write cycles
- 2. Second level wear-leveling, where long-lived data is copied to another block so that the original block can be used for more frequently changed data.

The second level wear-leveling is triggered when the difference between the maximum and the minimum number of write cycles per block reaches a specific threshold.

## <span id="page-46-0"></span>**9.5 Hardware simulation models**

### <span id="page-46-1"></span>**9.5.1 Behavioral simulation models**

Denali software corporation models are platform-independent functional models designed to assist customers in performing entire system simulations (typical VHDL/Verilog). These models describe the logic behavior and timings of NAND flash devices, and, therefore, allow software to be developed before hardware.

### <span id="page-46-2"></span>**9.5.2 IBIS simulations models**

I/O buffer information specification (IBIS) models describe the behavior of the I/O buffers and electrical characteristics of flash devices.

These models provide information such as AC characteristics, rise/fall times, and package mechanical data, all of which are measured or simulated at voltage and temperature ranges wider than those allowed by target specifications.

IBIS models are used to simulate PCB connections and can be used to resolve compatibility issues when upgrading devices. They can be imported into SPICETOOLS.

# <span id="page-47-0"></span>**10 Program and erase times and endurance cycles**

[Table 16](#page-47-1) shows the program and erase times and the number of program/erase cycles per block.



#### <span id="page-47-1"></span>Table 16. **Program and erase times and program erase endurance cycles**

# <span id="page-48-0"></span>**11 Maximum ratings**

Stressing the device above the ratings listed in [Table 17: Absolute maximum ratings](#page-48-1) may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



<span id="page-48-1"></span>

1. Minimum voltage may undershoot to  $-2$  V for less than 20 ns during transitions on input and I/O pins.<br>Maximum voltage may overshoot to V<sub>DD</sub> + 2 V for less than 20 ns during transitions on I/O pins.



# <span id="page-49-0"></span>**12 DC and AC parameters**

This section summarizes the operating and measurement conditions as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristics tables are derived from tests performed under the measurement conditions summarized in [Table 18: Operating and AC measurement conditions](#page-49-1). Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.



#### <span id="page-49-1"></span>Table 18. **Operating and AC measurement conditions**

#### <span id="page-49-2"></span>Table 19. **Table 19. Capacitance(1)**



1.  $T_A = 25 \degree C$ , f = 1 MHz.  $C_{IN}$  and  $C_{I/O}$  are not 100% tested.





#### <span id="page-50-0"></span>**Table 20. DC characteristics**

<span id="page-50-1"></span>



Alt.		<b>Parameter</b>			Value			
Symbol	symbol			Min	<b>Typ</b>	<b>Max</b>	Unit	
t <sub>ALLRL1</sub>			Read electronic signature	10			ns	
t <sub>ALLRL2</sub>	$t_{AR}$	Address Latch Low to Read Enable Low	Read cycle	10			ns	
<sup>t</sup> BHRL	$t_{RR}$	Ready/Busy High to Read Enable Low		20			ns	
t <sub>BLBH1</sub>	$t_{R}$		Read busy time			60	μs	
<sup>t</sup> BLBH <sub>2</sub>	t <sub>PROG</sub>	Ready/Busy Low to Ready/Busy High	Program busy time			2000	μs	
t <sub>BLBH3</sub>	t <sub>BERS</sub>		Erase busy time			10	ms	
		Reset busy time, during ready				5	μs	
		Reset busy time, during read				20	μs	
t <sub>BLBH4</sub>	<sup>t</sup> RST	Reset busy time, during program				20	μs	
		Reset busy time, during erase				500	μs	
t <sub>BLBH5</sub>	t <sub>CBSY</sub>	Dummy busy time for multiplane operations			1	2	μs	
t <sub>CLLRL</sub>	$t_{CLR}$	Command Latch Low to Read Enable Low		10			ns	
t <sub>DZRL</sub>	$t_{IR}$	Data Hi-Z to Read Enable Low		0			ns	
t <sub>EHQZ</sub>	t <sub>CHZ</sub>	Chip Enable High to Output Hi-Z				50	ns	
t <sub>ELQV</sub>	$t_{CEA}$	Chip Enable Low to Output Valid				25	ns	
<sup>t</sup> RHRL	$t_{REH}$	Read Enable High to Read Enable Low	Read Enable High hold time				ns	
$t_{EHQX}$	$t_{COH}$	Chip Enable High to Output Hold		15			ns	
<sup>t</sup> RHQX	<sup>t</sup> RHOH	Read Enable High to Output Hold		15			ns	
t <sub>RLQX</sub>	<sup>t</sup> RLOH	Read Enable Low to Output Hold (EDO mode)		5			ns	
t <sub>RHQZ</sub>	<sup>t</sup> RHZ	Read Enable High to Output Hi-Z				100	ns	
t <sub>RLRH</sub>	t <sub>RP</sub>	Read Enable Low to Read Enable High	Read Enable pulse width	12			ns	
<sup>t</sup> RLRL	$t_{RC}$	Read Enable Low to Read Enable Low	Read cycle time	25			ns	
		Read Enable Low to Output Valid	Read Enable access time			20		
t <sub>RLQV</sub> $t_{\text{REA}}$			Read ES access time <sup>(1)</sup>				ns	
t <sub>WHBL</sub>	$t_{WB}$	Write Enable High to Ready/Busy Low				100	ns	
t <sub>WHRL</sub>	$t_{\text{WHR}}$	Write Enable High to Read Enable Low		80			ns	
$t_{WHWH}$ $(2)$	$t_{ADL}$	Last address latched on data loading time during program operations		70			ns	
$t_{VHWH}$ <sup>(3)</sup>		Write protection time		100			ns	
$t_{\text{VLWH}}$ <sup>(3)</sup>	t <sub>ww</sub>			100			ns	

<span id="page-51-0"></span>**Table 22. AC characteristics for operations**

1. ES = electronic signature.

2. t<sub>WHWH</sub> is the delay from Write Enable rising edge during the final address cycle to Write Enable rising edge during the first<br>data cycle.

3. WP High to W High during program/erase enable operations or WP Low to W High during program/erase disable operations.



<span id="page-52-0"></span>



#### <span id="page-52-1"></span>**Figure 32. Address latch AC waveforms**



<span id="page-53-0"></span>**Figure 33. Data input latch AC waveforms**

<span id="page-53-1"></span>



1. CL and AL are Low,  $V_{\vert L}$ , and  $\overline{W}$  is High,  $V_{\vert H}$ .

2.  $t_{RHQX}$  is applicable for frequencies lower than 33 MHz (for instance,  $t_{RLRL}$  lower than 30 ns).

3.  $t_{RLQX}$  is applicable for frequencies higher than 33 MHz (for instance,  $t_{RLRL}$  lower than 30 ns).



<span id="page-54-0"></span>**Figure 35. Read status register AC waveforms**



#### <span id="page-54-1"></span>**Figure 36. Read electronic signature AC waveforms**

command

1. Refer to [Table 11](#page-38-5) for the values of the manufacturer and device codes, and to [Table 12](#page-39-0), [Table 13](#page-39-1), and [Table 14](#page-40-1) for the information contained in byte 3, byte 4, and byte 5.



ai13178



<span id="page-55-0"></span>**Figure 37. Page read operation AC waveforms**

<span id="page-56-0"></span>





<span id="page-57-0"></span>

<span id="page-57-1"></span>



## <span id="page-58-0"></span>**12.1 Ready/Busy signal electrical characteristics**

[Figure 42](#page-58-2), [Figure 41](#page-58-1) and [Figure 43](#page-59-0) show the electrical characteristics for the Ready/Busy signal. The value required for the resistor  $R<sub>P</sub>$  can be calculated using the following equation:

$$
R_{\rm P} \rm{min} = \frac{(V_{\rm D} \rm{D} \rm{max}^{-1} V_{\rm O} \rm{L} \rm{max})}{I_{\rm O} \rm{L}^{+} \rm{I}_{\rm L}}
$$

So,

$$
R_{P}min = \frac{3.2V}{8mA^+ I_L}
$$

where I<sub>L</sub> is the sum of the input currents of all the devices tied to the Ready/Busy signal. R<sub>P</sub> max is determined by the maximum value of  $t_r$ .

#### <span id="page-58-1"></span>**Figure 41. Ready/Busy AC waveform**



#### <span id="page-58-2"></span>**Figure 42. Ready/Busy load circuit**





<span id="page-59-0"></span>**Figure 43. Resistor value versus waveform timings for Ready/Busy signal**

1.  $T = 25 °C$ .

# <span id="page-60-0"></span>**13 Package mechanical**

To meet environmental requirements, Numonyx offers these devices in RoHS compliant packages, which have a lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

RoHS compliant specifications are available at www.numonyx.com.

<span id="page-60-2"></span>**Figure 44. TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package outline**



1. Drawing is not to scale.



<span id="page-60-1"></span>

# <span id="page-61-0"></span>**14 Ordering information**

#### <span id="page-61-1"></span>Table 24. **Ordering information scheme**



E = RoHS compliant package, standard packing

F = RoHS compliant package, tape and reel packing

Note: Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest Numonyx sales office.



# <span id="page-62-0"></span>**15 Revision history**



document.

<span id="page-62-1"></span>



[compatibility](#page-36-0), [Figure 41: Ready/Busy AC waveform](#page-58-1), and [Figure 43:](#page-59-0)  [Resistor value versus waveform timings for Ready/Busy signal](#page-59-0). Removed references to ECOPACK packages throughout the

23-Jan-2009 7

#### **Please Read Carefully:**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.