

# SN54HCT02, SN74HCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS065C – NOVEMBER 1988 – REVISED JUNE 2000

- Inputs Are TTL-Voltage Compatible
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

## description


These devices contain four independent 2-input NOR gates. They perform the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

The SN54HCT02 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HCT02 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

SN54HCT02 . . . J OR W PACKAGE  
SN74HCT02 . . . D, DB, OR N PACKAGE  
(TOP VIEW)




SN54HCT02 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.

## logic diagram, each gate (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated

# SN54HCT02, SN74HCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS065C – NOVEMBER 1988 – REVISED JUNE 2000

## absolute maximum ratings over operating free-air temperature†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package .....	86°C/W
DB package .....	96°C/W
N package .....	80°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

		SN54HCT02			SN74HCT02			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5$ V to 5.5 V		2	2		V	
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5$ V to 5.5 V		0	0.8		V	
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$t_t$	Input transition (rise and fall) time	0	500		0	500		ns
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HCT02		SN74HCT02		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$	4.5 V	$I_{OH} = -20 \mu\text{A}$		4.4	4.499	4.4	4.4	V	
			$I_{OH} = -4 \text{ mA}$		3.98	4.3	3.7	3.84		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$	4.5 V	$I_{OL} = 20 \mu\text{A}$		0.001	0.1	0.1	0.1	V	
			$I_{OL} = 4 \text{ mA}$		0.17	0.26	0.4	0.33		
$I_I$	$V_I = V_{CC}$ or 0	5.5 V	$\pm 0.1$	$\pm 100$	$\pm 1000$	$\pm 1000$	nA			
$I_{CC}$	$V_I = V_{CC}$ or 0, $I_O = 0$	5.5 V	2		40	20	$\mu\text{A}$			
$\Delta I_{CC}^\ddagger$	One input at 0.5 V or 2.4 V, Other inputs at 0 or $V_{CC}$	5.5 V	1.4	2.4	3	2.9	mA			
$C_i$		4.5 V to 5.5 V	3	10	10	10	pF			

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54HCT02, SN74HCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS065C – NOVEMBER 1988 – REVISED JUNE 2000


switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HCT02		SN74HCT02		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	4.5 V	11	20		30		25	ns	
			5.5 V	10	18		27		22		
$t_t$		Y	4.5 V		9	15		22		19	ns
			5.5 V		8	14		20		17	

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	No load	20	pF

## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- $C_L$  includes probe and test-fixture capacitance.
  - Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
  - The outputs are measured one at a time with one input transition per measurement.
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74HCT02, Quadruple 2-Input Positive-NOR Gates  
DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74HCT02
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	CMOS
Output Drive (mA)	-4/4
No. of Gates	4
Static Current	0.02
tpd max (ns)	22

#### FEATURES

[▲Back to Top](#)

- Inputs Are TTL-Voltage Compatible
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

#### DESCRIPTION

[▲Back to Top](#)

These devices contain four independent 2-input NOR gates. They perform the Boolean function  $Y = A \cdot B$  or  $Y = (A + B)$  in positive logic.

The SN54HCT02 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT02 is characterized for operation from -40°C to 85°C.

#### TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

#### DATASHEET

[▲Back to Top](#)

Full datasheet in Acrobat PDF: [sn74hct02.pdf](#) (71 KB,Rev.C) (Updated: 06/21/2000)

#### APPLICATION NOTES

[▲Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [SN54/74HCT CMOS Logic Family Applications and Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## SAMPLES

[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74HCT02D	<a href="#">SOP (D)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HCT02N	<a href="#">PDIP (N)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

## PRICING/ AVAILABILITY/ PKG

[▲Back to Top](#)

DEVICE INFORMATION							TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE  PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY  DATE	LEAD TIME	DISTRIBUTOR COMPANY  REGION	IN STOCK	PURCHASE
SN74HCT02D	ACTIVE	<a href="#">SOP (D)</a>   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	50	<a href="#">N/A*</a>	10k   07 Oct	3 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
										<a href="#">DigiKey</a>   AMERICA	580	<a href="#">BUY NOW</a>
SN74HCT02DR	ACTIVE	<a href="#">SOP (D)</a>   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	2500	<a href="#">N/A*</a>	10k   03 Oct	2 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
								10k   07 Oct				
								> 10k   14 Oct				
								> 10k   28 Oct				
SN74HCT02N	ACTIVE	<a href="#">PDIP (N)</a>   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	25	<a href="#">N/A*</a>		2 WKS	<a href="#">Avnet</a>   AMERICA	> 1k	<a href="#">BUY NOW</a>
SN74HCT02NSR	ACTIVE	<a href="#">SOP (NS)</a>   14		<a href="#">View Contents</a>	1KU   0.42	2000	<a href="#">N/A*</a>		6 WKS			
SN74HCT02PWR	ACTIVE	<a href="#">TSSOP (PW)</a>   14		<a href="#">View Contents</a>	1KU   0.22	2000	<a href="#">N/A*</a>		6 WKS			

Table Data Updated on: 9/26/2002