


PRODUCT SUMMARY (TYPICAL)	
$V_{DS}$ (V)	600
$R_{DS(on)}$ (m $\Omega$ )	30

### Features


- High frequency operation
- Free-wheeling diode not required

### Applications

- Compact DC-DC converters
- AC motor drives
- Battery chargers
- Switch mode power supplies



## GaN Power Hybrid HEMT Half-Bridge Module



### Absolute Maximum Ratings ( $T_C=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Limit Value	Unit
$I_{D25^\circ\text{C}}$	Continuous Drain Current @ $T_C=25^\circ\text{C}$ (per switch) <sup>a</sup>	70	A
$I_{D100^\circ\text{C}}$	Continuous Drain Current @ $T_C=100^\circ\text{C}$ (per switch)	40	A
$I_{DM}$	Pulsed Drain Current (pulse width: 5 $\mu\text{s}$ )	240	A
$V_{DSS}$	Drain to Source Voltage	600	V
$V_{DST}$	Transient Drain to Source Voltage <sup>b</sup>	750	V
$V_{GSS}$	Gate to Source Voltage	$\pm 18$	V
$P_{D25^\circ\text{C}}$	Maximum Power Dissipation (per switch) Maximum Power Dissipation (whole module)	235 470	W
$T_J$	Junction Operating Temperature	-40 to 150	$^\circ\text{C}$
$T_S$	Storage Temperature	-40 to 125	$^\circ\text{C}$
$T_{Csold}$	Soldering peak Temperature <sup>c</sup>	300	$^\circ\text{C}$
$V_{iso}$	Charged part to base plate, $f = 60\text{Hz}$ , AC 1 minute	2500	V
	Torque strength	2.5-3.5	N-m
	Weight	95	g

### Thermal Resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC1}$	Junction-to-Case (per switch, $T_C$ at base plate center)	0.53	$^\circ\text{C/W}$
$R_{\theta JCT}$	Junction-to-Case (Whole module, $T_C$ at base plate center)	0.27	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient (module)	18	$^\circ\text{C/W}$

#### Notes:

a: 80% duty cycle

b: In off state, spike duty cycle  $D < 0.1$ , duration  $< 1\mu\text{s}$

c: For 10 sec.

Electrical Characteristics (T <sub>C</sub> =25 °C unless otherwise stated)						
Symbol	Parameter	Min	Typical	Max	Unit	Test Conditions
<b>Static</b>						
V <sub>DSS-MAX</sub>	Drain-Source Breakdown Voltage	600			V	V <sub>GS</sub> =0 V
V <sub>GS(th)</sub>	Gate Threshold Voltage		2.2		V	V <sub>DS</sub> =V <sub>gs</sub> , I <sub>D</sub> =2mA
R <sub>DS(on)</sub>	Drain-Source On-Resistance (T <sub>J</sub> =25°C)		30	34	mΩ	V <sub>GS</sub> =8 V, I <sub>D</sub> =0-30 A, T <sub>J</sub> =25 °C
R <sub>DS(on)</sub>	Drain-Source On-Resistance (T <sub>J</sub> =125°C)		53	57	mΩ	V <sub>GS</sub> =8 V, I <sub>D</sub> =0-30 A, T <sub>J</sub> =125 °C
R <sub>DS(on)</sub>	Drain-Source On-Resistance (T <sub>J</sub> =150°C)		62	66	mΩ	V <sub>GS</sub> =8 V, I <sub>D</sub> =0-30 A, T <sub>J</sub> =150 °C
I <sub>DSS</sub>	Drain-to-Source Leakage Current		6	90	μA	V <sub>DS</sub> =600 V, V <sub>GS</sub> =0 V, T <sub>J</sub> =25 °C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage Current	-	-	200	nA	V <sub>GS</sub> = 18 V
	Gate-to-Source Reverse Leakage Current	-	-	-200	nA	V <sub>GS</sub> = -18 V
<b>Dynamic</b>						
C <sub>ISS</sub>	Input Capacitance <sup>d</sup>		2260		pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =100V, f=1 MHz
C <sub>OSS</sub>	Output Capacitance <sup>d</sup>		248			
C <sub>RSS</sub>	Reverse Transfer Capacitance <sup>d</sup>		23			
C <sub>O(er)</sub>	Output Capacitance, energy related <sup>d</sup>		400		pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =0 V to 480 V
C <sub>O(tr)</sub>	Output Capacitance, time related <sup>d</sup>		640			
Q <sub>g</sub>	Total Gate Charge <sup>d</sup>		28		nC	V <sub>DS</sub> =400 V V <sub>GS</sub> =0-8 V I <sub>D</sub> =20 A
Q <sub>gs</sub>	Gate-to-Source Charge <sup>d</sup>		6			
Q <sub>gd</sub>	Gate-to-Drain Charge <sup>d</sup>		10			
RG	Gate Resistance <sup>d</sup>		0.9	1.5	Ω	
t <sub>d(on)</sub>	Turn-On Delay		36		nS	V <sub>DS</sub> =400 V , V <sub>GS</sub> = 0-10 V, I <sub>D</sub> = 30 A, R <sub>Drive</sub> = 2 Ω, T <sub>J</sub> =25 °C
t <sub>r</sub>	Rise Time		7			
T <sub>d(off)</sub>	Turn-Off Delay		58			
t <sub>f</sub>	Fall Time		8			

Notes:

d: Based on data from devices in a discrete package.

TPD3215M


[www.transphormusa.com](http://www.transphormusa.com)

Electrical Characteristics (T <sub>C</sub> =25 °C unless otherwise stated)						
Symbol	Parameter	Min	Typical	Max	Unit	Test Conditions
<b>Reverse Operation</b>						
I <sub>S</sub>	Reverse Source current			40(duty=100%) 100(duty=10% pulse < 2ms)	A	V <sub>GS</sub> =0 V, T <sub>c</sub> =100°C
V <sub>SD</sub>	Reverse Source Voltage (I <sub>S</sub> =30 A)		1.53 2.06		V	V <sub>GS</sub> =0 V, I <sub>F</sub> =30 A, T <sub>J</sub> =25 °C V <sub>GS</sub> =0 V, I <sub>F</sub> =30 A, T <sub>J</sub> =150 °C
t <sub>rr</sub>	Reverse Recovery Time <sup>e</sup>		32		ns	I <sub>F</sub> =30 A, V <sub>DD</sub> =400 V, di/dt = 800 A /μs, T <sub>J</sub> =25 °C
Q <sub>rr</sub>	Reverse Recovery Charge <sup>e</sup>		292		nC	
t <sub>rr</sub>	Reverse Recovery Time <sup>e</sup>		34		ns	I <sub>F</sub> =30 A, V <sub>DD</sub> =400 V, di/dt = 800 A /μs, T <sub>J</sub> =150 °C
Q <sub>rr</sub>	Reverse Recovery Charge <sup>e</sup>		304		nC	


## Notes:

e: Based on data from die in a discrete package.


Typical Characteristics Curves 25 °C unless otherwise stated.




**Fig. 1 Typical Output Characteristics  $T_J = 25^\circ\text{C}$**   
Parameter:  $V_{GS}$



**Fig. 2 Typical Output Characteristics  $T_J = 150^\circ\text{C}$**   
Parameter:  $V_{GS}$




**Fig. 3 Typical Transfer Characteristics**  
 $V_{DS} = 10\text{V}$ , Parameter:  $T_J$




**Fig. 4 Normalized On-Resistance**  
 $I_D = 30\text{ A}$ ,  $V_{GS} = 8\text{ V}$


Typical Characteristics Curves 25 °C unless otherwise stated.




**Fig. 5 Typical Capacitance**  
 $V_{GS}=0V$ ,  $f=1\text{ MHz}$  (each switch)



**Fig. 6 Typical  $C_{OSS}$  Stored Energy**  
 (each switch)




**Fig. 7 Reverse I-V Characteristics**  
 $I_S = f(V_{SD})$ ; parameter  $T_j$ , (each switch)




**Fig. 8 Maximum Forward Current vs Case Temperature**  
 $f=10\text{ KHz}$  (each switch)


Typical Characteristics Curves 25 °C unless otherwise stated.




**Fig. 9 Safe Operating Area  $T_c = 25^\circ\text{C}$**   
(Each Switch)



**Fig. 10 Safe Operating Area  $T_c = 80^\circ\text{C}$**   
(Each Switch)



**Fig. 11 Transient Thermal Impedance**  
(Each Switch)



**Fig. 12 Power Dissipation (Each Switch)**

Test Circuits and Waveforms




Fig. 13 Switching Time Test Circuit




Fig. 14 Switching Time Waveform




Fig. 15 Test Circuit for Diode Characteristics





Fig. 16 Diode Recovery Waveform

**Circuit diagram:**




**N:** Negative terminal, **P:** Positive terminal, **U:** Bridge center output

**S<sub>L</sub>:** Low side source, **G<sub>L</sub>:** Low side gate

**S<sub>H</sub>:** High side source, **G<sub>H</sub>:** High side gate

**Mechanical drawing:**





## Important Notice

Transphorm Gallium Nitride (GaN) Switches provide significant advantages over silicon (Si) Superjunction MOSFETs with lower gate charge, faster switching speeds and smaller reverse recovery charge. GaN Switches exhibit in-circuit switching speeds in excess of 150 V/ns and can be even pushed up to 500V/ns, compared to current silicon technology usually switching at rates less than 50V/ns.

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN Switches requires adherence to specific PCB layout guidelines and probing techniques .

Transphorm suggests visiting application note “Printed Circuit Board Layout and Probing for GaN Power Switches” before evaluating Transphorm GaN switches. Below are some practical rules that should be followed during the evaluation.

<b>When Evaluating Transphorm GaN Switches</b>	
<b>DO</b>	<b>DO NOT</b>
Minimize circuit inductance by keeping traces short, both in the drive and power loop.	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout.
Minimize lead length from package to PCB. Provide the closest placement of gate driver to drive pins; preferred to have 4 layer PCB with ground planes under gate drives.	Use long traces in gate drive loops, long lead length from PCB to package.
Use shortest sense loop for probing. Attach the probe and its ground connection directly to the test points	Use differential mode probe, or probe ground clip with long wire