# DUSEU

#### MARKING DIAGRAMS 6 Π П SC-88 XXXM = DF SUFFIX CASE 419B . SC-74 CASE318F-05 TSOP-6 XXX M= CASE 318G-02 0 . UDFN6 1.45 x 1.0 ΧМ CASE 517AQ UDFN6 1.0 x 1.0 ХМ CASE 517BX X, XXX = Specific Device Code = Date Code\* М =Assembly Location А Y = Year = Work Week W = Pb-Free Package (Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.

# **Dual Unbuffered Inverter**

## **NL27WZU04**

The NL27WZU04 is a high performance dual unbuffered inverter operating from a 1.65 to 5.5 V supply.

## Features

- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation
- Input Overvoltage Tolerant up to 5.5 V
- IOFF Supports Partial Power Down Protection
- Source/Sink 24 mA at 3.0 V
- Source/Sink 12 mA at 3.0 V (NLV)
- Available in SC-88, SC-74, TSOP-6 and UDFN6 Packages
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant





Figure 1. Logic Symbol







#### **PIN ASSIGNMENT**

Pin	Function
1	A1
2	GND
3	A2
4	Y2
5	V <sub>CC</sub>
6	Y1

#### FUNCTION TABLE

A Input	Y Output
L	Н
Н	L

#### MAXIMUM RATINGS

Symbol	Characteristics	Value	Unit	
V <sub>CC</sub>	DC Supply Voltage	SC-88 (NLV), TSOP-6 SC-88, SC-74, UDFN6	-0.5 to +7.0 -0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage	SC-88 (NLV), TSOP-6 SC-88, SC-74, UDFN6	-0.5 to +7.0 -0.5 to +6.5	V
V <sub>OUT</sub>	DC Output Voltage		–0.5 to V <sub>CC</sub> + 0.5	V
Ι <sub>ΙΚ</sub>	DC Input Diode Current	V <sub>IN</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	±50	mA	
I <sub>OUT</sub>	DC Output Source/Sink Current	±50	mA	
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Ground Pin	±100	mA	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
ΤL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	SC-88 SC-74 UDFN6	377 320 154	°C/W
PD	Power Dissipation in Still Air SC-88 SC-74 UDFN6		332 300 812	mW
MSL	Moisture Sensitivity		Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model (NLV) Charged Device Model	2000 1000 N/A	V
I <sub>Latchup</sub>	Latchup Performance (Note 4)	(NLV)	±500 ±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Applicable to devices with outputs that may be tri-stated.
 Applicable to devices with outputs that may be tri-stated.
 Measured with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow per JESD51-7.
 HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.
 Tested to EIA/JESD78 Class II.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics	Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage	1.65	5.5	V
V <sub>IN</sub>	DC Input Voltage	0	5.5	V
V <sub>OUT</sub>	DC Output Voltage	0	V <sub>CC</sub>	
T <sub>A</sub>	Operating Temperature Range	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0 0 0 0	20 20 10 5	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>cc</sub>	T <sub>A</sub> = 25°C			–55°C ≤ T <sub>A</sub> ≤ 125°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
VIH	High-Level Input		1.65 to 1.95	0.85 V <sub>CC</sub>	-	-	0.85 V <sub>CC</sub>	-	V
	Voltage		2.3 to 5.5	0.80 V <sub>CC</sub>	-	-	0.80 V <sub>CC</sub>	_	
VIL	Low-Level Input		1.65 to 1.95	_	-	0.15 V <sub>CC</sub>	_	0.15 V <sub>CC</sub>	V
	Voltage		2.3 to 5.5	-	-	0.20 V <sub>CC</sub>	-	0.20 V <sub>CC</sub>	
V <sub>OH</sub>	High-Level Output Voltage (NLV)	$V_{IN}$ = $V_{IH}$ or $V_{IL}$ $I_{OH}$ = -100 $\mu$ A	1.65 to 5.5	V <sub>CC</sub> – 0.1	V <sub>CC</sub>	_	V <sub>CC</sub> – 0.1	_	V
			1.65 2.3 2.7 3.0 3.0 4.5	1.29 1.9 2.2 2.4 2.3 3.8	1.52 2.1 2.3 2.6 2.5 4.2	- - - - -	1.29 1.9 2.2 2.4 2.3 3.8	- - - - -	
	High-Level Output Voltage		1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	V <sub>CC</sub> - 0.1 1.29 1.9 2.2 2.4 2.3 3.8	V <sub>CC</sub> 1.4 2.1 2.4 2.7 2.5 4.0	- - - - - -	V <sub>CC</sub> - 0.1 1.29 1.9 2.2 2.4 2.3 3.8	- - - - -	V
V <sub>OL</sub>	Low-Level Output Voltage (NLV)	V <sub>IN</sub> = V <sub>IH</sub> I <sub>OL</sub> = 100 μA	1.65 to 5.5	-	-	0.1	-	0.1	V
			1.65 2.3 2.7 3.0 3.0 4.5		0.08 0.2 0.2 0.24 0.26 0.31	0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.3 0.4 0.4 0.55 0.55	
	Low-Level Output Voltage		1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5		- 0.08 0.2 0.22 0.28 0.38 0.38	0.1 0.24 0.3 0.4 0.4 0.55 0.55		0.1 0.24 0.3 0.4 0.4 0.55 0.55	V
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	1.65 to 5.5	-	-	±0.1	-	±1.0	μA
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>IN</sub> = 5.5 V	0	-	-	1.0	-	10	μA
I <sub>CC</sub>	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5	-	_	1.0	-	10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


#### AC ELECTRICAL CHARACTERISTICS

				Ţ	<sub>A</sub> = 25°	С	– 55°C ≤ 1	Γ <sub>A</sub> ≤ 125°C	
Symbol	Parameter	Condition	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Units
t <sub>PLH</sub> Propagation Delay	$R_L$ = 1 M $\Omega$ , $C_L$ = 15 pF	1.65 to 1.95	-	5.5	9.8	-	11.0	ns	
tPHL	Input A to Y (Figure 3 and 4)	$R_L = 1 M\Omega$ , $C_L = 15 pF$	2.3 to 2.7	-	3.3	5.7	-	6.3	
		$R_L = 1 M\Omega$ , $C_L = 15 pF$	3.0 to 3.6	-	2.7	4.1	-	4.5	
		$R_L$ = 500 $\Omega$ , $C_L$ = 50 pF		-	4.0	6.4	_	7.0	
	$R_L$ = 1 MΩ, $C_L$ = 15 pF	4.5 to 5.5	-	2.2	3.3	_	3.6		
		$R_L$ = 500 $\Omega$ , $C_L$ = 50 pF		-	3.4	5.6	-	6.2	

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{CC}$	2.5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{CC}$	4.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	10 MHz, V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V or V <sub>CC</sub>	4.0	pF

5.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no-load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .





Switch Position	C <sub>L</sub> , pF	$R_{L}, \Omega$	R <sub>1</sub> , Ω	
Open	See AC Characteristics Table			
$2 \times V_{CC}$	50	500	500	
GND	50	500	500	
	Position Open 2 x V <sub>CC</sub>	Position         See AC Character           0pen         See AC Character           2 x V <sub>CC</sub> 50	Position         Epril           Open         See AC Characteristics Tat           2 x V <sub>CC</sub> 50	

X = Don't Care

 $C_L$  includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega)$  f = 1 MHz

### Figure 3. Test Circuit





#### Figure 4. Switching Waveforms

		Vm		
V <sub>CC</sub> , V	V <sub>mi</sub> , V	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub> , t <sub>PZH</sub> , t <sub>PHZ</sub>	V <sub>Y</sub> , V
1.65 to 1.95	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.3 to 2.7	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
3.0 to 3.6	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3
4.5 to 5.5	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3

#### **DEVICE ORDERING INFORMATION**


Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping <sup>†</sup>
NL27WZU04DFT2G	SC-88	M6	Q4	3000 / Tape & Reel
NL27WZU04DFT2G-L22348**	SC-88	M6	Q4	3000 / Tape & Reel
NLV27WZU04DFT2G*	SC-88	M6	Q4	3000 / Tape & Reel
NL27WZU04DBVT1G	SC-74	M6	Q4	3000 / Tape & Reel
NL27WZU04DTT1G**	TSOP-6	M6	Q4	3000 / Tape & Reel
NL27WZU04MU1TCG (In Development)	UDFN6, 1.45 x 1.0, 0.5P	TBD	Q4	3000 / Tape & Reel
NL27WZU04MU3TCG (In Development)	UDFN6, 1.0 x 1.0, 0.35P	TBD	Q4	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.


\*\*Please refer to NLV specifications for this device.

### Pin 1 Orientation in Tape and Reel




Direction of Feed

#### PACKAGE DIMENSIONS



#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.15


6X

1.20

# onsemi

SC-74 CASE 318F ISSUE P

DATE 07 OCT 2021



special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# ONSEMÍ

TSOP-6 CASE 318G-02 ISSUE V DATE 12 JUN 2012 SCALE 2:1 NOTES: D 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. 2 Η MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM З. LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D 4 ¥ 12 4 GAUGE E1 Е AND E1 ARE DETERMINED AT DATUM H. 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE. 2 4 MILLIMETERS М NOTE 5 b DIM MIN NOM MAX 0.90 1.10 DETAIL Z Α 1.00 A1 0.01 0.06 0.10 b 0.25 0.38 0.50 с 0.10 0 18 0.26 D 2.90 3.00 3.10 С Е 2.50 2.75 Α 3.00  $|\cap$ 0.05 E1 1.30 1.50 1.70 e L 0.85 0.95 1.05 0.40 0.20 0.60 Δ1 L2 M 0.25 BSC DETAIL Z 10° 0 STYLE 2: PIN 1. EMITTER 2 2. BASE 1 STYLE 3: PIN 1. ENABLE 2. N/C STYLE 4: PIN 1. N/C 2. V in STYLE 5: PIN 1. EMITTER 2 2. BASE 2 STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR STYLE 1: PIN 1. DRAIN 2. DRAIN COLLECTOR 1 EMITTER 1 3. GATE 4. SOURCE З. 3. R BOOST 4. Vz 3. NOT USED 4. GROUND 3. COLLECTOR 1 4. EMITTER 1 3. BASE 4. EMITTER 4. 5. ENABLE 6. LOAD 5. COLLECTOR 6. COLLECTOR 5. DRAIN 5. BASE 2 5. V in 5. BASE 1 6. V out 6. COLLECTOR 2 6. COLLECTOR 2 6. DRAIN STYLE 10: STYLE 11: STYLE 8: STYLE 9: STYLE 12: STYLE 7 PIN 1. COLLECTOR PIN 1. Vbus PIN 1. LOW VOLTAGE GATE PIN 1. D(OUT)+ PIN 1. SOURCE 1 2. DRAIN 2 PIN 1. I/O 2. GROUND 2. COLLECTOR 2. D(in) 2. DRAIN 2. GND 3. D(in)+ 4. D(out)+ 3. SOURCE 4. DRAIN 3. D(OUT)-4. D(IN)-3. BASE DRAIN 2 3. I/O З. 4 N/C 4 I/O 4 SOURCE 2 5. COLLECTOR 5. D(out) 6. GND 5. 5. VBUS 6. D(IN)+ 5. GATE 1 6. DRAIN 1/GATE 2 5. VCC 6. I/O DRAIN 6. HIGH VOLTAGE GATE 6. EMITTER STYLE 13: PIN 1. GATE 1 STYLE 14: PIN 1. ANODE STYLE 15: PIN 1. ANODE STYLE 16: PIN 1. ANODE/CATHODE STYLE 17: PIN 1. EMITTER 2. SOURCE 2 2. SOURCE 2. SOURCE 2. BASE 2. BASE 3 EMITTER 3 ANODE/CATHODE 3. GATE 2 3 GATE 3 GATE 4. DRAIN 2 4. CATHODE/DRAIN 4. DRAIN 4 COLLECTOR ANODE 5. CATHODE/DRAIN CATHODE 5. SOURCE 1 5. N/C 5. ANODE 5. DRAIN 1 6. CATHODE/DRAIN 6. CATHODE CATHODE COLLECTOR 6. 6. 6. GENERIC RECOMMENDED **MARKING DIAGRAM\*** SOLDERING FOOTPRINT\* 0.60 XXXAYW= XXX M= 0 o 1LI 6X 3.20 IC STANDARD 0.95 XXX = Specific Device Code XXX = Specific Device Code А =Assembly Location Μ = Date Code Y = Pb-Free Package = Year W = Work Week 0.95 = Pb-Free Package PITCH DIMENSIONS: MILLIMETERS \*This information is generic. Please refer to device data \*For additional information on our Pb-Free strategy and soldering sheet for actual part marking. Pb-Free indicator, "G" details, please download the ON Semiconductor Soldering and or microdot "•", may or may not be present. Some Mounting Techniques Reference Manual, SOLDERRM/D. products may not follow the Generic Marking. Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB14888C


 DOCUMENT NUMBER:
 98ASB14888C
 Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSOP-6
 PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# )nsemi

DATE 11 DEC 2012



6X 0.30 0.66 2 50 0.65 PITCH DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
- SIONS, OH GATE BUHHS SHALL NOT EXCEED 0.20 PEH END. DIMENSIONS D AND ET AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS 5 AND 6 APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			1.10			0.043	
A1	0.00		0.10	0.000		0.004	
A2	0.70	0.90	1.00	0.027	0.035	0.039	
b	0.15	0.20	0.25	0.006	0.008	0.010	
С	0.08	0.15	0.22	0.003	0.006	0.009	
D	1.80	2.00	2.20	0.070	0.078	0.086	
Е	2.00	2.10	2.20	0.078	0.082	0.086	
E1	1.15	1.25	1.35	0.045	0.049	0.053	
е		0.65 BS	С	0.026 BSC			
L	0.26	0.36	0.46	0.010	0.014	0.018	
L2	0.15 BSC			0.006 BSC			
aaa	0.15			0.006			
bbb	0.30			0.012			
ccc		0.10		0.004			
ddd		0.10			0.004		

#### GENERIC **MARKING DIAGRAM\***



XXX = Specific Device Code

- Μ = Date Code\*
- = Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2	
the right to make changes without furth purpose, nor does <b>onsemi</b> assume a	ner notice to any products herein. <b>onsemi</b> making ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its prof any product or circuit, and specifically disclaims any and all liability, ince e under its patent rights nor the rights of others.	roducts for any particular	

#### SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

#### DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2			
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales