

M80C186EB-16, -13, -8

16-Bit High-Integration Embedded Processor

The M80C186EB is a second generation CHMOS High-Integration microprocessor. It has features that are new to the M80C186 family and include a STATIC CPU core, an enhanced Chip Select decode unit, two independent Serial Channels, I/O ports, and the capability of Idle or Powerdown low power modes.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535 • Class Q Military
- Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. *'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.*

ADVANCE INFORMATION

intd. M80C186EB-16, -13, -8
16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR

• Full Static Operation

• True CMOS Inputs and Outputs

 \bullet -55°C to +125°C Operating Temperature Range

- Integrated Feature Set
	- -Low-Power Static CPU Core
	- Two Independent UARTs each with an Integral Baud Rate Generator
	- Two 8-Bit Multiplexed I/O Ports
	- Programmable Interrupt Controller
	- Three Programmable 16-Bit
	- **Timer/Counters Clock Generator**
	-
	- -Ten Programmable Chip Selects with **Integral Wait-State Generator**
	- **Memory Refresh Control Unit**
	- -System Level Testing Support (ONCE Mode)
- Direct Addressing Capability to 1 Mbyte Memory and 64 Kbyte I/O
- Speed Versions Available:
	- -16 MHz (M80C186EB-16)
	- 13 MHz (M80C186EB-13)
	- 8 MHz (M80C186EB-8)
- **B** Low-Power Operating Modes:
	- -Idle Mode Freezes CPU Clocks but keeps Peripherals Active
	- **Powerdown Mode Freezes All Internal Clocks**
- Complete System Development **Support**
	- -ASM86 Assembler, PL/M 86, Pascal 86, Fortran 86, C-86, and System **Utilities**
	- -In-Circuit Emulator (ICETM-186EB)
- Supports M80C187 Numeric **Coprocessor Interface**
- Available In: -88-Lead Pin Grid Array (MG80C186EB)

The M80C186EB is a second generation CHMOS High-Integration microprocessor. It has features that are new to the M80C186 family and include a STATIC CPU core, an enhanced Chip Select decode unit, two independent Serial Channels, I/O ports, and the capability of Idle or Powerdown Iow power modes.

M80C186EB-16, -13, -8
16-Bit High-Integration Embedded Processor

 \bar{z}

 \bar{z}

 $\mathcal{R}_{\mathcal{P}_\xi}$

 $3-2$

M80C186EB

Intal

INTRODUCTION

The M80C186EB is the first product in a new generation of low-power, high-integration microprocessors. It enhances the existing 186 family by offering new features and new operating modes. The M80C186EB is object code compatible with the M80C186/M80C188 microprocessors.

The feature set of the M80C186EB meets the needs of low power, space critical applications. Low-Power applications benefit from the static design of the CPU core and the integrated peripherals. Minimum current consumption is achieved by providing a Powerdown mode that halts operation of the device, and freezes the clock circuits. Peripheral design enhancements ensure that non-initialized peripherals consume little current.

Space critical applications benefit from the integration of commonly used system peripherals. Two serial channels are provided for services such as diagnostics, inter-processor communication, modem interface, terminal display interface, and many others. A flexible chip select unit simplifies memory and peripheral interfacing. The interrupt unit provides sources for up to 129 external interrupts and will prioritize these interrupts with those generated from the on-chip peripherals. Three general purpose timer/counters and sixteen multiplexed I/O port pins round out the feature set of the M80C186EB.

OVERVIEW

Figure 1 shows a block diagram of the M80C186EB. The Execution Unit (EU) is an enhanced M8086 CPU core that includes: dedicated hardware to speed up effective address calculations, enhance execution speed for multiple-bit shift and rotate instructions and for multiply and divide instructions, string move instructions that operate at full bus bandwidth, ten new instruction, and full static operation. The Bus Interface Unit (BIU) is the same as that found on the original 186 family products, except the queue-status mode has been deleted and buffer interface control has been changed to ease system design timings. An independent internal bus is used to allow communication between the BIU and internal peripherals.

M80C186EB Core Architecture

REGISTER SET

The M8086, M8088, M80186, M80C186 and M80C188 all contain the same basic set of registers, instructions, and addressing modes. The M80C186EB is upward compatible with all of these microprocessors.

The M80C186EB base architecture has fourteen 16-bit registers as shown in Figure 2. There are eight general purpose registers which may be used for arithmetic and logic operands. Four of these registers (AX, BX, CX and DX) can be used as 16-bit registers or split into pairs of separate 8-bit registers. The other four registers (BP, SI, DI and SP) may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode selects the specific registers for operand and address calculations.

Another four 16-bit registers (CS, DS, ES, SS) select the segments of memory that are immediately addressable for code, stack, and data. There are two remaining special purpose registers (IP and F) that record or alter certain aspects of the M80C186EB processor state.

Figure 2. M80C186EB Register Set

3-4 3 4826175 0169497 854

INSTRUCTION SET

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high-level instructions, and processor control. These categories are summarized in Figure 4.

An M80C186EB instruction can reference anywhere from zero to several operands. An operand can reside in a register, in the instruction itself, or in memory.

MEMORY ORGANIZATION

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of up to 64K (2¹⁶) 8-bit bytes. Memory is addressed using a twocomponent address (a pointer) that consists of a 16-bit base segment and a 16-bit offset. The 16-bit base segment values are contained in one of four internal segment registers (code, data stack, extra). The physical address is calculated by shifting the base value left by four bits and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 3). The resulting 20-bit address allows for a 1 Mbyte address range.

Figure 3. Two Component Address

All instructions that address operands in memory must specify the base segment and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for a physical address generation is implied by the addressing mode used (see Table 1). Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The code, stack, data, and extra segments may coincide for simple programs.

M80C186EB

Table 1. Segment Register Selection Rules

ADDRESSING MODES

The M80C186EB provides eight categories of addressing modes to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

- 3
- Register Operand Mode: The operand is located in one of the 8- or 16-bit general registers.
- . Immediate Operand Mode: The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: a seqment base and an offset. The segment base is supplied by a 16-bit segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset, also called the effective address, is calculated by summing any combination of the following three address elements:

- the *displacement* (an 8- or 16-bit immediate value contained in the instruction);
- the base (contents of either the BX or BP base registers); and
- . the index (contents of either the SI or DI index registers).

ADVANCE INFORMATION 1826175 0169498 790

int_{el}.

 $\frac{1}{2}$

ia.

n,

Any carry out from the 16-bit addition is ignored. 8-bit displacements are sign extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

- Direct Mode: The operand's offset is contained in the instruction as an 8- or 16-bit displacement element.
- Register Indirect Mode: The operand's offset is in one of the registers SI, DI, BX, or BP.
- Based Mode: The operand's offset is the sum of an 8- or 16-bit displacement and the contents of a base register (BX or BP).
- · Indexed Mode: The operand's offset is the sum of an 8- or 16-bit displacement and the contents of an index register (SI or DI).
- Based Indexed Mode: The operand's offset is the sum of the contents of a base register and an index register.
- · Based Indexed Mode with Displacement: The operand's offset is the sum of a base register's contents, an index register's contents, and an 8- or 16-bit displacement.

DATA TYPES

The M80C186EB directly supports the following data types:

- · Integer: A signed binary numeric value contained in an 8-bit byte or 16-bit word. All operations assume a 2's complement representation. Signed 32- and 64-bit integers are supported using the M80C187 Numerics Coprocessor.
- · Ordinal: An unsigned binary numeric value contained in an 8-bit byte or 16-bit word.
- · Pointer: A 16- or 32-bit quantity, composed of a 16-bit offset component, or a 16-bit segment base component and a 16-bit offset component.
- String: A contiguous sequence of bytes or words. A string may contain from 1 Kbyte to 64 Kbytes.
- ASCII: A byte representation of alphanumeric and control characters using the ASCII standard of character representation.
- BCD: A byte (unpacked) representation of the decimal digits 0-9.

M80C186EB

3

- Packed BCD: A byte (packed) representation of two decimal digits (0-9). One digit is stored in each nibble (4 bits) of the byte.
- · Floating Point: A signed 32-, 64- or 80-bit real number representation. Floating point operands are supported when using the M80C187 Numeric Coprocessor.

In general, individual data elements must fit within defined segment limits.

INTERRUPTS

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (F) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, software (program) initiated, and instruction exception initiated. Hardware initiated interrupts occur in response to an external or internal input and are classified as nonmaskable or maskable.

Programs may cause an interrupt by executing the "INT" instruction. Instruction exceptions occur when an illegal opcode has been fetched into the queue and is read by the execution unit. Another type of exception can be generated when executing an "ESC" instruction.

For all cases except the "ESC" exception, the return address from an exception will point at the instruction immediately following the instruction causing the exception. The return address after an "ESC" exception will point back to the ESC instruction causing the exception, or to the segment override prefix immediately preceding the ESC instruction if the prefix was present.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0-31 are reserved by Intel. Table 2 shows the M80C186EB predefined type and default priority levels. For each interrupt, an 8-bit vector (Vector Type) identifies the appropriate table entry. Multiplying the 8-bit vector by 4 defines the vector address. INT instructions contain or imply the vector type and allow access to all 256 interrupts.

advance information

4826175 0169500 179

 $\mathcal{O}(\mathcal{O}_\mathcal{O})$.

intel.

 $\label{eq:1.1} \begin{array}{cccccccccc} \mathcal{C} & & & \mathcal{C} & & & \mathcal{C} & & \mathcal{C} & & \mathcal{C} &$

 ϵ

Table 2. M80C186EB Interrupt Vectors

4826175 0169501 005

intal

BUS INTERFACE UNIT

The M80C186EB core incorporates a bus controller that generates local bus control signals. In addition, it employs a HOLD/HLDA protocol to share the local bus with other bus masters.

The bus controller is responsible for generating 20 bits of address, read and write strobes, bus cycle status information, and data (for write operations) information. It is also responsible for reading data off the local bus during a read operation. A READY input pin is provided to extend a bus cycle beyond the minimum four states (clocks).

A HOLD/HLDA protocol is provided by the local bus controller to allow multiple bus masters to share the same local bus. When the M80C186EB relinquishes control of the local bus, it floats certain bus control signals to allow another bus master to drive these pins directly. Refer to the Pin Description section to determine which pins the M80C186EB will float during a HOLD/HLDA bus exchange.

The M80C186EB local bus controller also generates two control signals (DEN and DT/R) when interfacing to external transceiver chips. This capability allows the addition of transceivers for simple buffering of the mulitplexed address/data bus.

CLOCK GENERATOR

The M80C186EB provides an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-by-two counter, and two low-power operating modes.

The oscillator circuit is designed to be used with either a parallel resonant fundamental or third-overtone mode crystal network. Alternatively, the oscillator circuit may be driven from an external clock source. Figure 5 shows the various operating modes of the M80C186EB oscillator circuit.

The crystal or clock frequency chosen must be twice the required processor operating frequency due to the internal divide-by-two counter. This counter is used to drive all internal phase clocks and the external CLKOUT signal. CLKOUT is a 50% duty cycle processor clock and can be used to drive other system components. All AC timings are referenced to CLKOUT.

The following parameters are recommended when choosing a crystal:

Figure 5. M80C186EB Clock Configurations

■ 4826175 0169502 T41 ■

advance information

M80C186EB

3

M80C186EB Peripheral Architecture

The M80C186EB has integrated several common system peripherals with a CPU core to create a compact, yet powerful system. The integrated peripherals are designed to be flexible and provide logical interconnections between supporting units (e.g., the interrupt control unit supports interrupt requests from the timer/counters or serial channels).

The list of integrated peripherals include:

- · 7-Input Interrupt Control Unit
- · 3-Channel Timer/Counter Unit
- · 2-Channel Serial Communications Unit
- · 10-Output Chip-Select Unit
- · I/O Port Unit
- · Refresh Control Unit
- · Power Management Unit

The registers associated with each integrated periheral are contained within a 128 x 16 register file called the Peripheral Control Block (PCB). The PCB can be located in either memory or I/O space on any 256 Byte address boundary. During bus cycles that access the PCB, the bus controller will signal the operation externally (i.e., the RD, WR, status, address, data, etc., lines will be driven as in a normal bus cycle). However, READY is ignored and the contents of the data bus during a read operation is ignored.

The starting address of the PCB is controlled by a relocation register and can overlap any of the memory or I/O regions programmed into the Chip Select Unit. In this case, the overlapped chip select will not go active when the PCB is read or written.

Figure 6 provides a list of the registers associated with the PCB. The Register Bit Summary at the end of this specification individually lists all of the registers and identifies each of their programming attributes.

INTERRUPT CONTROL UNIT

The M80C186EB can receive interrupts from a number of sources, both internal and external. The interrupt control unit serves to merge these requests on a priority basis, for individual service by the CPU. Each interrupt source can be independently masked by the Interrupt Control Unit (ICU) or all interrupts can be globally masked by the CPU.

1 4826175 0169503 988 ₩

Internal interrupt sources include the Timers and Serial channel 0. External interrupt sources come from the five input pins INT4:0. The NMI interrupt pin is not controlled by the ICU and is passed directly to the CPU. Although the Timer and Serial channel each have only one request input to the ICU, separate vector types are generated to service individual interrupts within the Timer and Serial channel units.

The M80C186EB ICU provides a mechanism for expanding the number of external interrupt sources. Two pairs of pins can be independently configured to support an external slave interrupt controller (82C59A). Each pair of external pins can be expanded to support 64 interrupts, making it possible for the M80C186EB to support a total of 129 external interrupts.

The ICU may be used in a polled mode if interrupts are undesirable. When polling, the processor disables interrupts and then polls the ICU whenever it is convenient.

TIMER/COUNTER UNIT

The M80C186EB Timer/Counter Unit (TCU) provides three 16-bit programmable timers. Two of these are highly flexible and are connected to external pins for control or clocking. A third timer is not connected to any external pins and can only be clocked internally. However, it can be used to clock the other two timer channels. The TCU can be used to count external events, time external events, generate non-repetitive waveforms, generate timed interrupts, etc.

Each timer has at least one 16-bit compare register and one 16-bit count register. Timers 0 and 1 each have an additional 16-bit compare register. The count register is incremented every fourth CPU clock cycle (internal clocking), every time Timer2 expires (Timers 0 and 1 only), or every Low-to-High transition on the timer input pin (Timers 0 and 1 only). The input clock to Timers 0 and 1 must not exceed one fourth the operating frequency of the M80C186EB. When the count register matches the value programmed into the compare register, several operations may happen.

All three timers can generate an interrupt when the compare register matches the value in the countregister. Additionally, Timers 0 and 1 have an output pin that can change state or pulse when the compare condition occurs.

 $3 - 10$

ADVANCE INFORMATION

M80C186EB

Figure 6. M80C186EB Peripheral Control Block Registers

1826175 0169504 814 NB ADVANCE INFORMATION

Other timer programming options include:

- . All three timers can be set to halt or continue after a compare match.
- . Timers 0 and 1 can be reset or retriggered using their respective input pins.
- . TCU registers can be read or written at any time.

SERIAL COMMUNICATIONS UNIT

The Serial Control Unit (SCU) of the M80C186EB contains two independent channels. Each channel is identical in operation except that only channel 0 is supported by the integrated interrupt controller (channel 1 has an external interrupt pin). Each channel has its own baud rate generator that is independent of the Timer/Counter Unit, and can be internally or externally clocked at up to one half the M80C186EB operating frequency.

Each serial channel supports one synchronous and four asynchronous modes of operation and is compatible with the serial ports of the MCS®-51 and MCS®-96 family of products. Data field length can be 7-, 8-, or 9-bits with optional odd or even parity (generated and checked) and one stop bit (generated and checked). The 9-bit mode has an optional "addressing" feature to simplify interprocessor communication. Each serial port is doubled buffered in both transmit and receive operation (data can be read or written to a buffer register while data is shifted into or out of a shifting register, respectively).

A Clear-To-Send input pin can be programmed to prevent data transmission if the pin is sampled inactive. Serial channel 0 is supported by the integrated interrupt controller, providing separate receive and transmit vector types. Serial channel 1 has an external interrupt pin which OR's the receive and transmit interrupts. This external interrupt pin can be routed to either the external pins of the ICU, the NMI pin, or any other external system interrupt controller. Status bits are provided to allow polling of the serial channels if interrupts are not desired.

Independent baud rate generators are provided for each of the serial channels. For the asynchronous modes, the generator supplies an 8x baud clock to both the receive and transmit register logic. A 1x baud clock is provided in the synchronous mode.

Additional features of the SCU include:

- · Framing error, receive buffer overrun error, and parity error detection.
- · Break detect.
- · Break send.

CHIP-SELECT UNIT

The M80C186EB Chip-Select Unit (CSU) integrates logic which provides up to ten programmable chipselects to access both memories and peripherals. In addition, each chip-select can be programmed to automatically insert additional clocks (wait-states) into the current bus cycle and automatically terminate a bus cycle independent of the condition of the READY input pin.

Each of the chip-selects can be programmed to go active for either memory or I/O accesses. UCS is the only chip-select that is active after a reset and is enabled for memory addresses in the range OFFC00H to OFFFFFH (this allows a boot-ROM to be accessed using UCS). Every chip-select has a programmable start and stop register that defines the active region for the chip-select, and the ready characteristics for the region.

The start and stop address fields 'are 10 bits in length and are matched against the upper 10 bits of either the memory or I/O address. A 10-bit compare results in a granularity of 1 Kbytes for memory accesses and 64 bytes for I/O accesses. Each chip select can be disabled by programming its start address greater than its stop address or by clearing its enable bit.

Each chip-select can be programmed to automatically insert wait-states, and to control whether the external READY input is to be ignored or used. The M80C186EB bus controller will wait the programmed number of wait-states before the external READY pin can be used to extend or terminate the bus cycle.

Overlapping of chip-selects is allowed. However, each one that overlaps will go active. If any overlapping chip-select has been programmed to use external ready, the bus control unit will insert the least amount of programmed wait-states programmed before the external ready pin is used. If all overlapped chip-selects ignore external ready, the bus controller will insert the maximum number of programmed wait-states. Any chip-select that overlaps the Peripheral Control Block (PCB) will not go active for that portion of the address range allocated to the PCB.

4826175 0169505 750 MM

advance information

 $3 - 12$

intal.

The Generic Chip-Selects (GCS7:0) are multiplexed with an output only Port function. Any channel that is being used as a chip-select must be disabled as a port pin by correctly programming the port pin control registers (see the following section).

I/O PORT UNIT

The I/O Port Unit (IPU) on the M80C186EB supports two 8-bit channels of input, output, or input/output operation. Port 1 is multiplexed with the chip select pins and is output only. Most of Port 2 is multiplexed with the serial channel pins. Port 2 pins are limited to either an output or input function depending on the operation of the serial pin it is multiplexed with.

Two bits of Port 2 are not multiplexed with any other peripheral functions and can be used as either an input or an output function. A port direction register is used to define the function of the port pin. The output for these two pins are open drain.

Besides a direction register, each port channel has a data latch register, port pin register, and a port multiplexer control register.

REFRESH CONTROL UNIT

The Refresh Control Unit (RCU) automatically generates a periodic memory read bus cycle to keep dynamic or pseudo-static memory refreshed. A 9-bit counter controls the number of clocks between refresh requests.

A 12-bit address generator is maintained by the RCU and is presented on the A12:1 address lines during the refresh bus cycle. The address generator is incremented only after the refresh bus cycle is run. This ensures that all address combinations will be presented to the memory array even if the refresh bus cycle is not run before another request is generated. Address bits A19:13 are programmable to allow the refresh address block to be located on any 8 Kbyte boundary.

The chip-select unit is active during refresh bus cycles. This means that a chip-select will go active if the refresh address is within the limits specified for the channel. In addition, BHE and A0 are both driven high during refresh bus cycles (this is normally an invalid bus condition). Data on the AD15:0 bus is ignored.

A pending refresh request will attempt to abort a HOLD/HLDA bus exchange. HLDA is deasserted when a refresh request is pending and a bus HOLD is already in progress. HOLD must then be released in order for the M80C186EB to execute the refresh bus cycle.

POWER MANAGEMENT UNIT

The M80C186EB Power Management Unit (PMU) is provided to control the power consumption of the device. The PMU provides three power modes: Active, Idle, and Powerdown.

Active Mode indicates that all units on the M80C186EB are functional and the device consumes maximum power (depending on the level of peripheral operation). Idle Mode freezes the clocks of the Execution and Bus units at a logic zero state (all peripherals continue to operate normally). An unmasked interrupt, NMI, or reset will cause the M80C186EB to exit the Idle mode.

The Powerdown mode freezes all internal clocks at a logic zero level and disables the crystal oscillator. All internal registers hold their values provided V_{CC} is maintained. Current consumption is reduced to just transistor junction leakage. An NMI or processor reset will cause the M80C186EB to exit the Powerdown Mode. A timing pin is provided to establish the length of time between exiting Powerdown and resuming device operation. (Length of time depends on startup time of crystal oscillator and is application dependent.)

M80C187 Interface

The M80C186EB supports the direct connection of the M80C187 Numerics Coprocessor.

ONCE Test Mode

To facilitate testing and inspection of devices when fixed into a target system, the M80C186EB has a test mode available which forces all output and input/output pins to be placed in the high-impedance state. ONCE stands for "ON Circuit Emulation". The ONCE mode is selected by forcing the A19/ONCE pin LOW (0) during a processor reset (this pin is weakly held to a HIGH (1) level) while RESIN is active.

■ 4826175 0169506 697 ■

ADVANCE INFORMATION

 $3 - 13$

M80C186EB

3

PACKAGE INFORMATION

This section describes the pins, pinouts, and thermal characteristics for the M80C186EB PGA package. For complete package specifications and information, see the Intel Packaging Outlines and Dimensions Guide (Order Number: 231369).

Pin Descriptions

The M80C186EB pins are described in this section. Table 3 presents the legend for interpreting the pin descriptions in Table 4. Figure 7 provides an example pin description entry. The "I/O" signifies that the pins are bidirectional (i.e., have both an input and output function). The "S" indicates that, as an input, the signal is synchronized to CLKOUT for proper operation. The "H(Z)" indicates that these pins will float while the processor is in the Hold Acknowledge state. R(Z) indicates that these pins will float while RESIN is low. P(X) Indicates that these pins will retain its current value when Idle or Powerdown Modes are entered.

All pins float while the processor is in the ONCE Mode, except OSCOUT (OSCOUT is required for crystal operation).

Figure 7. Example Pin Description Entry

Table 3. Pin Description Nomenclature

NOTE:

Any pin that specifies P(Q) are valid for Idle 1. Mode. All pins are P(X) for Powerdown Mode.

4826175 0169507 523

M80C186EB

intel.

Table 4. M80C186EB Pin Descriptions (Continued)

W 4826175 0169509 376

ADVANCE INFORMATION

l

 $3-16$

M80C186EB

6 4826175 0169510 018 MM

 $\sim 10^{-1}$

intel.

Table 4. M80C186EB Pin Descriptions (Continued)

3-18 4826175 0169511 T54

 \downarrow

M80C186EB PINOUT

Table 5 lists the M80C186EB pin names with package location for the 88-Lead Pin Grid Array (PGA) component. Figure 8 depicts the complete M80C186EB pinout as viewed from the bottom side of the component.

PLCC

 \sim

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

 $\mathbf{3}$

M80C186EB

Name

ADVANCE INFORMATION

intel.

Figure 8

 \tilde{g} χ

 $\frac{1}{2}$, $\frac{1}{2}$

intal.

M80C186EB

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Marchanton Platter

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the
"Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

3

RECOMMENDED CONNECTIONS

Power and ground connections must be made to multiple V_{CC} and V_{SS} pins. Every M80C186EB-
based circuit board should include separate power (V_{CC}) and ground (V_{SS}) planes. Every V_{CC} pin must be connected to the power plane, and every V_{SS} pin must be connected to the ground plane. Pins identified as "NC" must not be connected in the system. Liberal decoupling capacitance should be placed near the M80C186EB. The processor can cause transient power surges when its output buffers transition, particularly when connected to large capacitive loads.

Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance is reduced by placing the decoupling capacitors as close as possible to the M80C186EB V_{CC} and V_{SS} package pins.

Always connect any unused input to an appropriate signal level. In particular, unused interrupt inputs (INT0:4) should be connected to V_{CC} through a pullup resistor (in the range of 50 K Ω). Leave any unused output pin or any NC pin unconnected.

ADVANCE INFORMATION

6 4826175 0169514 763 RD

int_el.

M80C186EB

DC SPECIFICATIONS

 $3 - 22$

NOTES:
1. These pins have an internal pull-up device that is active while RESIN is low and ONCE Mode is not active. Sourcing more
current than specified (on any of these pins) may invoke a factory test mode.
2. Tested by

6. Output Capacitance is the capacitive load of a floating output pin.

7. OSC out is not tested.
8. A19/ONCE, A18:16, LOCK are not tested.

Icc VERSUS FREQUENCY AND VOLTAGE

The current (l_{CC}) consumption of the M80C186EB is essentially composed of two components; Ipp and Iccs.

I_{PD} is the quiescent current that represents internal device leakage, and is measured with all inputs or floating outputs at GND or V_{CC} (no clock applied to the device). I_{PD} is equal to the Powerdown current and is typically less than 50 μ A.

I_{CCS} is the switching current used to charge and discharge parasitic device capacitance when changing logic levels. Since I_{CCS} is typically much greater than I_{PD}, I_{PD} can often be ignored when calculating Icc.

I_{CCS} is related to the voltage and frequency at which the device is operating. It is given by the formula:

Power =
$$
V \times I = V^2 \times C_{DEV} \times f
$$

\n
$$
\therefore I = I_{CC} = I_{CCS} = V \times C_{DEV} \times f
$$

Where: $V =$ Device operating voltage (V_{CC})

 C_{DEV} = Device capacitance

 $f =$ Device operating frequency

 $I_{CCS} = I_{CC} =$ Device current

Measuring C_{DEV} on a device like the M80C186EB would be difficult. Instead, C_{DEV} is calculated using the above formula by measuring I_{CC} at a known V_{CC} and frequency (see Table 11). Using this C_{DEV} value, I_{CC} can be calculated at any voltage and frequency within the specified operating range.

EXAMPLE: Calculate the typical I_{CC} when operating at 10 MHz, 4.8V.

$$
I_{\text{CC}} = I_{\text{CCS}} = 4.8 \times 0.583 \times 10 \approx 28 \text{ mA}
$$

3

PDTMR PIN DELAY CALCULATION

The PDTMR pin provides a delay between the assertion of NMI and the enabling of the internal clocks when exiting Powerdown. A delay is required only when using the on-chip oscillator to allow the crystal or resonator circuit time to stabilize.

NOTE:

The PDTMR pin function does not apply when RESIN is asserted (i.e., a device reset during Powerdown is similar to a cold reset and RESIN must remain active until after the oscillator has stabilized).

To calculate the value of capacitor required to provide a desired delay, use the equation:

$$
440 \times t = C_{PD} \quad (5V, 25^{\circ}C)
$$

Where: $t = desired$ delay in seconds

$$
C_{PD} = \text{capacitive load on PDTMR in mi}
$$
\n
$$
\text{corfarads}
$$

EXAMPLE: To get a delay of 300 μ s, a capacitor value of C_{PD} = 440 × (300 × 10-6) = 0.132 μ F is required. Round up to standard (available) capacitive values.

NOTE:

The above equation applies to delay times greater than 10 µs and will compute the TYPICAL capacitance needed to achieve the desired delay. A delay variance of $+50\%$ or -25% can occur due to temperature, voltage, and device process extremes. In general, higher V_{CC} and/or lower temperature will decrease delay time, while lower V_{CC} and/or higher temperature will increase delay time.

1. Max C_{DEV} is calculated at -40° C, all floating outputs driven to V_{CC} or GND, and all outputs loaded to 50 pF (including CLKOUT and OSCOUT).

2. Typical C_{DEV} is calculated at 25°C with all outputs loaded to 50 pF except CLKOUT and OSCOUT, which are not loaded.

■ 4826175 Ol69516 536 ■

M80C186EB

AC SPECIFICATIONS

AC Characteristics-M80C186EB-16

NOTES:

NOTES:

1. See AC Timing Waveforms, for waveforms and definition.

2. Measure at V_{IH} for high time, V_{IL} for low time.

3. Only required to guarantee $|_{C}$. Maximum limits are bounded by T_C, T_{CH} and T_{CL}.

4. Spe

11. Not tested.

3-24 4826175 0169517 472

ADVANCE INFORMATION

intel.

AC SPECIFICATIONS

AC Characteristics-M80C186EB-13

 $\overline{3}$

NOTES:

1. See AC Timing Waveforms, for waveforms and definition.

1. See AC Timing waveforms, for waveforms and definition.

2. Measure at V_H for high time, V_L for low time.

3. Only required to guarantee I_C . Maximum limits are bounded by T_C, T_{CH} and T_{CL}.

4. Specified for a

10. Setup and Hold are required for proper M80C186EB operation.

11. Not tested.

ADVANCE INFORMATION

6 4826175 0169518 309 80

 $3 - 25$

intel

AC Characteristics-M80C186EB-8

NOTES:

÷

NOTES:

1. See AC Timing Waveforms, for waveforms and definition.

2. Measure at V_{H} for high time, V_{H} for low time.

2. Measure at V_{H} for high time, V_{H} for low time.

4. Specified for a 50 pF l

10. Setup and Hold are required for proper M80C186EB operation.

11. Not tested.

 $3 - 26$

8 4826175 0169519 245 80

ADVANCE INFORMATION

M80C186EB

 $\overline{3}$

÷.

Relative Timings (M80C186EB-16, -13, -8)

NOTES:

All Assumes equal loading on both pins.
2. Can be extended using wait states.
3. Not tested.

ADVANCE INFORMATION **14826175 0169520 T67**

 $3 - 27$

intel.

Serial Port Mode 0 Timings (M80C186EB-16, -13, -8)

NOTES:

 $3 - 28$

1. See Figure 14 for waveforms.
2. n is the value of the BxCMP register ignoring the ICLK Bit (i.e., ICLK = 0).

3. Guaranteed, not tested.

à.

M80C186EB

AC TEST CONDITIONS

The AC specifications are tested with the 50 pF load shown in Figure 9. See the Derating Curves section to see how timings vary with load capacitance.

Specifications are measured at the V_{CC}/2 crossing point, unless otherwise specified. See AC Timing
Waveforms, for AC specification definitions, test pins, and illustrations.

Figure 9. AC Test Load

AC TIMING WAVEFORMS

Figure 10. Input and Output Clock Waveform

12 4826175 0169522 83T ADVANCE INFORMATION

ò.

 $\overline{\omega}$

Figure 11. Output Delay and Float Waveform

Figure 12. Input Setup and Hold

3-30 4826175 0169523 776 ADVANCE INFORMATION

 $\bar{\gamma}$

Figure 13. Relative Signal Waveform

Figure 14. Serial Port Mode 0 Waveform

ADVANCE INFORMATION

88 4826175 0169524 602 88

DERATING CURVES

 $5V$ ʻα

 $\overline{150}$

 100

 $C_{\rm L}$ (pF)

50

Figure 15

 25 .
MB

271214-13

NOM

3-32 4826175 0169525 549

intel.

intal.

RESET

The M80C186EB will perform a reset operation any time the RESIN pin active. The RESIN pin is actually synchronized before it is presented internally, which means that the clock must be operating before a reset can take effect. From a power-on state, RESIN must be held active (low) in order to quarantee correct initialization of the M80C186EB. Failure to provide RESIN while the device is powering up will result in unspecified operation of the device.

Figure 17 shows the correct reset sequence when first applying power to the M80C186EB. An external clock connected to CLKIN must not exceed the V_{CC} threshold being applied to the M80C186EB. This is normally not a problem if the clock driver is supplied with the same V_{CC} that supplies the M80C186EB. When attaching a crystal to the device, RESIN must remain active until both V_{CC} and CLKOUT are stable (the length of time is application specific and depends on the startup characteristics of the crystal circuit). The RESIN pin is designed to operate correctly using an RC reset circuit, but the designer

M80C186EB

must ensure that the ramp time for V_{CC} is not so long that RESIN is never really sampled at a logic low level when V_{CC} reaches minimum operating conditions.

Figure 18 shows the timing sequence when RESIN is applied after V_{CC} is stable and the device has been operating. Note that a reset will terminate all activity and return the M80C186EB to a known operating state. Any bus operation that is in progress at the time RESIN is asserted will terminate immediately (note that most control signals will be driven to their inactive state first before floating).

While RESIN is active, bus signals LOCK, A19/ ONCE, and A18:16 are configured as inputs and weakly held high by internal pullup transistors. Only 19/ONCE can be overdriven to a low and is used to enable ONCE Mode. Forcing LOCK or A18:16 low at any time while RESIN is low is prohibited and will cause unspecified device operation.

 $3 - 33$

WARM RESET WAVEFORMS

BUS CYCLE WAVEFORMS

Figures 19 through 25 present the various bus cycles that are generated by the M80C186EB. What is shown in the figure is the relationship of the various bus signals to CLKOUT. These figures along with the information present in AC Specifications allow the user to determine all the critical timing analysis needed for a given application.

Figure 19 shows the M80C186EB bus state diagram. A typical bus cycle will consist of four consecutive states labeled T1, T2, T3 and T4. A TI state exists when no bus cycle is pending. A TI state can occur if the pre-fetch queue is full, the BIU is waiting for the completion of an effective address calculation, or the BIU is told to wait for a pending EU bus operation. The latter case will occur most often during the sequencing of an interrupt acknowledge or during the execution of numerics escape instructions.

Aside from TI states, multiple T3 states can occur during a bus cycle if READY is not returned in time (or the CSU has been programmed to automatically insert wait-states). A T3 state will be followed by either a T4 state (if a bus cycle is pending), or a TI state (if no bus cycle is pending). Only multiple T3 or TI states can exist (i.e., there is no way to extend the T1, T2 or T4 states).

Figures 20 and 21 present a typical bus read and write operation respectively. Bus read operations include memory, I/O, instruction fetch, and refresh bus cycles. Bus write operations include memory and I/O bus cycles. The only variation among the different bus cycles would be the range of address generated and the state of the status signals.

The Halt bus cycle is shown in Figure 22. Note that the condition of the AD15:0 pin can be either floating or driving depending on the operation of the bus cycle that preceded the Halt. The pins will float if the previous bus cycle was a read, otherwise they will drive. None of the control signals (e.g., RD, WR, DEN, etc.) will be activated, however.

Figure 23 shows the sequence of bus cycles run when an interrupt is acknowledged and the ICU has been programmed for Cascade Mode. Note the address information is not valid for the two bus cycles run, however, also note that RD and WR are not generated. Vector information needs to be returned during the second bus cycle.

Figures 24 and 25 present the operation of bus HOLD. Figure 24 shows how bus HOLD is entered and exited under normal operating conditions. Figure 25 shows the effect specific bus signals have when a refresh bus cycle request has been generated and the bus is currently unavailable due to a bus HOLD.

The effects of READY on bus operation is shown in Figure 26. READY is useful in extending the bus cycle to meet the various access requirements for memory and peripheral devices in the system. Additional T3 states added to the bus cycle have been appropriately labeled Tw.

Figure 19. M80C186EB Bus States

W 4826175 0169529 194

 $3 - 36$

intel.

MEMORY READ, I/O READ, INSTRUCTION FETCH AND REFRESH WAVEFORM

intel.

 $\hat{\lambda}$

 $\ddot{}$

M80C186EB

Figure 22

ADVANCE INFORMATION 4826175 0169532 789

 $\bar{\rm K}$

 $3 - 39$

intel.

M80C186EB

REFRESH DURING HLDA CYCLE WAVEFORM

CLKOUT

HOLD

HLDA

 $52:0 -$

ALE

 $\overline{\text{BHE}}$ $\overline{\text{WR}}$, LOCK

 $AD15:0 -$

A19/ONCE, A18:16

M80C186EB

READY CYCLE WAVEFORM

REGISTER BIT SUMMARY

Figures 27 through 34 present the bit definition of each register that is active (not reserved) in the Peripheral Control Block (PCB). Each register can be thought to occupy one word (16-bits) of either memory or I/O space, although not all bits in the register necessarily have a function. A register bit is not guaranteed to return a specific logic value if an "X" appears for the bit definition (i.e., if a zero was written to the register bit it may not be returned as a zero when read). Furthermore, a 0 must be written to
any bit that is indicated by an "X" to ensure compatibility with future products or potential product changes.

Not all defined register bits can be read and/or written, although most registers are read/write. Some registers, like the P1DIR register, exist but do not have any effect on the operation of the M80C186EB. For example, the Port1 pins are output only and cannot be changed by programming the P1DIR register. However, the P1DIR register can still be read and written-which allows the P1DIR register to be used as a temporary 8-bit data register.

Reads and writes to any of the PCB registers will cause a bus cycle to be run externally, however, none of the chip selects will go active (even if they overlap the PCB address range). Data read back from the AD15:0 bus is ignored, and all cycles will take zero wait states (except accesses to the Timer/ Counter registers which take one wait state due to internal synchronization).

Figures 27 and 28 present the registers associated with the Interrupt Control Unit (ICU). A write to the MASK (08H) register will also effect the corresponding MSK bit in each of the control registers (e.g., setting the TMR bit in the MASK register will also set the MSK bit in the TMRCON register).

The Timer/Counter Unit registers are presented in Figure 29. The compare and count registers are not initialized after reset and must be set correctly during initialization to ensure the timer operates correctly the first time it is enabled.

Figure 30 presents the I/O Port Unit (IPU) registers. Only PD6 and PD7 or of the P2DIR register have any effect on the direction of the port pins (P2.6 and P2.7 respectively). The unused bits of P2DIR and all the bits of P1DIR can be thought of having latches that can be read and written. The two PxLTCH registers have all 8-bits implemented, however, only those port pins which can function as outputs actually use the value programmed into the latch. Otherwise (like the P1DIR register), the registers can be thought of being an 8-bit data register.

Figure 31 presents the register bit definitions of the Serial Communications Unit (SCU). The transmit and receive buffer registers are both readable and writeable. Note that a read from SxSTS register will clear all of the status information (except for CTS, which actually is derived from the pin itself).

The Chip-Select Unit (CSU) registers are presented in Figure 32 and the Refresh Control Unit (RCU) registers are presented in Figure 33. The RFADDR register will indicate the current refresh address when read, and a write to the register will change the next refresh address generated.

Figure 34 presents the PWRCON register and STEPID register. The STEPID register contains a stepping identifier that may or may not change any time there is a change to the M80C186EB silicon die. The STEPID is for Intel use and can change at any time.

4826175 0169537 260 5

ADVANCE INFORMATION

Figure 28. Interrupt Control Unit Registers

■ 4826175 0169538 1T? ■

Figure 30. I/O Port Unit Registers

15 X

PICON (54H)
P2CON (5CH)
RESET = VY

15 $\pmb{\chi}$

1PIN (52H)
2PIN (5AH)

ADVANCE INFORMATION

ILTCH (56

P2L1 (SEH)
XXFFI 271214-28

 $3 - 46$

 $\overline{\mathbf{5}}$ $\pmb{\mathsf{x}}$

P1DIR (50H)
P2DIR (58H)

M80C186EB

intel.

Figure 34. Power Management Unit Registers

M80C186EB EXECUTION TIMINGS

A determination of M80C186EB program execution timing must consider the bus cycles necessary to prefetch instructions as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- . The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- . No wait states or bus HOLDs occur.
- All word-data is located on even-address boundaries.

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address.

All instructions which involve memory accesses can require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the bus interface unit (BIU) and execution unit.

With a 16-bit BIU, the M80C186EB has sufficient bus performance to ensure that an adequate number of prefetched bytes will reside in the queue most of the time. Therefore, actual program execution time will not be substantially greater than that derived from adding the instruction timings shown.

1826175 0169541 791 $3 - 48$

ADVANCE INFORMATION

M80C186EB

INSTRUCTION SET SUMMARY

ADVANCE INFORMATION

4826175 0169542 628

 $3-49$

int_el.

Comments

 $8/16-bit$

Clock

Cycles

 $\overline{2}$

 $\overline{2}$

 $\overline{\mathbf{2}}$

 $\overline{2}$

 $3/10$

 $4/16$

 $3/4$

INSTRUCTION SET SUMMARY (Continued) Format **Function** DATA TRANSFER (Continued) **SEGMENT = Segment Override:** 00101110 cs 00110110 _{SS} 00111110 **DS** 00100110 ES **ARITHMETIC** $ADD = Add:$ 000000dw mod reg r/m Reg/memory with register to either data if $s w = 01$ mod 0 0 0 r/m data 100000sw Immediate to register/memory 0000010w data data if $w = 1$ Immediate to accumulator

 $ADC = Add with carry:$ $3/10$ 000100dw mod reg r/m Reg/memory with register to either $4/16$ data if $s w = 01$ data 100000sw mod 0 1 0 r/m Immediate to register/memory 8/16-bit $3/4$ data if $w = 1$ 0001010w data mmediate to accumulator $INC = increment:$ $3/15$ 1111111w | mod 0 0 0 r/m Register/memory 3 01000 reg Register SUB = Subtract: $3/10$ 001010dw mod reg r/m Reg/memory and register to either $4/16$ data if $s w = 01$ data 100000sw mod 101 r/m immediate from register/memory 8/16-bit $3/4$ data if $w = 1$ 0010110w data mmediate from accumulator SBB = Subtract with borrow: $3/10$ mod reg r/m 000110dw Reg/memory and register to either data if $s w = 01$ $4/16$ data mod 0 1 1 r/m 100000sw Immediate from register/memory 8/16-bit $3/4$ data if $w = 1$ 0001110w $data$ Immediate from accumulator $DEC = Decrement$ $3/15$ 1111111w mod 0 0 1 r/m Register/memory 3 01001 reg Register $CMP = Compare:$ $3/10$ 0011101w mod reg r/m Register/memory with register $3/10$ mod reg_r/m 0011100w Register with register/memory data if $s w = 01$ $3/10$ data mod 1 1 1 r/m 100000sw immediate with register/memory 8/16-bit $3/4$ data if $w = 1$ 0011110w data Immediate with accumulator $3/10$ 1111011w mod 0 1 1 r/m NEG = Change sign register/memory 8 00110111 AAA = ASCII adjust for add $\overline{\mathbf{4}}$ 00100111 DAA = Decimal adjust for add $\overline{7}$ 00111111 AAS = ASCII adjust for subtract 4 DAS = Decimal adjust for subtract 00101111

mod 100 r/m

Register-Word Memory-Byte Memory-Word Shaded areas indicate instructions not available in M8086/M8088 microsystems.

3-50 1 4826175 0169543 564 1

MUL = Multiply (unsigned):

Register-Byte

1111011w

ADVANCE INFORMATION

 $26 - 28$

 $35 - 37$

 $32 - 34$

 $41 - 43$

M80C186EB

INSTRUCTION SET SUMMARY (Continued)

intel.

Clock **Comments** Format **Function** Cycles LOGIC (Continued) XOR = Exclusive or: $3/10$ mod reg r/m Reg/memory and register to either 001100dw $data$ if $w = 1$ $4/16$ 1000000w mod 1 1 0 r/m data Immediate to register/memory $3/4$ $R/16-b$ lt data if $w = 1$ 0011010w data Immediate to accumulator $3/10$ 1111011w mod 0 1 0 r/m NOT = Invert register/memory **STRING MANIPULATION** 14 1010010w MOVS = Move byte/word 22 1010011w CMPS = Compare byte/word 15 1010111w SCAS = Scan byte/word 12 LODS = Load byte/wd to AL/AX 1010110w 10 1010101w STOS = Store byte/wd from AL/AX \overline{M} Mill = keput byte/wid from DX port 0110110W цń. 0110111W DUTS - Output byte/ed to DX port Repeated by count in CX (REP/REPE/REPZ/REPNE/REPNZ) $8+8n$ 1010010w 11110010 $MOVS = Move string$ $5 + 22n$ 1010011w 1111001z $CMPS = Compare String$ $5 + 15n$ 1010111w 1111001z **SCAS** = Scan string $6 + 11n$ 1010110w 11110010 LODS = Load string $6 + 9n$ 1010101w 11110010 STOS = Store string $9 + 64$ 11110010 0110110w o – topit sking. $5 + 4n$ 0110111W 11110010 **OUTS - Output string CONTROL TRANSFER** $CAIL = Call:$ disp-high 15 11101000 disp-low Direct within segment 13/19 mod 0 1 0 r/m 11111111 Register/memory indirect within segment 23 10011010 segment offset Direct intersegment segment selector 38 1111111 $mod 0 1 1$ r/m $(mod \neq 11)$ Indirect intersegment **JMP = Unconditional jump:** 14 11101011 disp-low Short/long 14 disp-high 11101001 disp-low Direct within segment 11/17 11111111 mod 1 0 0 r/m Register/memory indirect within segment 14 11101010 segment offset Direct intersegment segment selector 26 11111111 | mod 101 r/m $(mod \neq 11)$ Indirect Intersegment Shaded areas indicate instructions not available in M8086/M8088 microsystems.

INSTRUCTION SET SUMMARY (Continued)

 $3 - 52$

6 4826175 0169545 337 6

ADVANCE INFORMATION

M80C186EB

INSTRUCTION SET SUMMARY (Continued)

<u>Intal</u>

M80C186EB

INSTRUCTION SET SUMMARY (Continued)

Shaded areas indicate instructions not available in M8086/M8088 microsystems.

FOOTNOTES

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and $r/m = 110$ then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

Segment Override Prefix

reg is assigned according to the following:

REG is assigned according to the following table:

The physical addresses of all operands addressed
by the BP register are computed using the SS segby the principles are computed using the CC segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

 $3 - 54$

88 4826175 0169547 10T 88

ADVANCE INFORMATION

int_{el}.

 ${\sf N}$

 S_1

ISSUE

M80C186EB

271214-33

88-LEAD CERAMIC PIN GRID ARRAY PACKAGE

88

2.54

 $\overline{3}$

 1.27

IWS 10/12/88

0.050

88

 0.100

ERRATA

The current stepping (B step) of the M80C186EB has the following known functional anomaly.

An internal problem with the interrupt controller may prevent an acknowledge cycle from occurring on the INTA1 line after an interrupt on INT1. This error only occurs when INT1 is configured in cascaded mode and a higher priority interrupt exists.

Problem:

An interrupt acknowledge for INT1 is not generated on INTA1 in some conditions.

Condition:

Another interrupt of higher priority occurs after the decision is made to service Interrupt 1, but before the expected acknowledge cycle on INTA1.

Configuration:

- 1. Master mode
- 2. INT1 is in cascade mode and is enabled.
- 3. An interrupt of higher priority than INT1 is enabled (i.e., DMA, timers, serial ports, INT lines).

Workaround:

There are only two possible situations that might cause this problem. These, with their corresponding workarounds are described in the table below.

Condition

- 1. Only INT1 is configured in cascade mode and is also a lower priority than another interrupt.
- 2. INT1 and INT0 are both in cascade mode and INT1 is of lower priority than another interrupt.

Workaround

- Use INTO in cascaded mode instead, or make INT1 the highest priority interrupt.
- Change the priority of INT1 to the highest priority of all interrupts.

4826175 0169549 T82

REVISION HISTORY

The first revision of this data sheet (271214-001) indicated only 8 MHz and 13 MHz availability. The M80C186EB will also be available in a 16 MHz version. The cover and various other locations in the data sheet reflect the additional product speed offering.

The following list reflects the changes made between the -001 version and this -002 version of the M80C186EB data sheet.

- 1. Operating Conditions section updated to reflect 16 MHz Input clock frequency limits.
- 2. DC Specifications section: Added notes regarding untested values: added/changed input leakage current and input current symbols and values; added 16 MHz I_{CC}, I_{ID} and I_{PD} values.
- 3. AC Specifications section: Added full 16 MHz AC Characteristics; added note about untested values and reduced minimum output delays (TCHOV and T_{CLOV}) for all speeds.
- 4. Modified Errata section to reflect B-step known errata (INT1 acknowledge anomaly).