

Clock Synthesizer with Differential SRC and CPU Outputs

## **Features**

- **ï Supports Intel PentiumÆ 4-type CPUs**
- **ï Selectable CPU frequencies**
- **ï 3.3V power supply**
- **ï Nine copies of PCI clocks**
- **ï Four copies of 3V66 with one optional VCH**
- **ï Two copies 48-MHz clock**
- **ï Two copies of REF**
- **ï Three differential CPU clock pairs**
- **ï One differential SRC clock**
- **ï Support SMBus/I2C Byte, Word and Block Read/ Write**
- **ï Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction**
- ï **48-pin SSOP package**





**Note:** 

1. Signals marked with [\*] and [\*\*] have internal pull-up and pull-down resistors, respectively.



## **Pin Description**



## **Frequency Select Pins (FS\_A, FS\_B)**

Host clock frequency selection is achieved by applying the appropriate logic levels to FS\_A and FS\_B inputs prior to VTT\_PWRGD# assertion (as seen by the clock synthesizer). Upon VTT\_PWRGD# being sampled low by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FS\_A & FS\_B input values. For all logic levels of FS\_A and FS\_B VTT\_PWRGD# employs a one-shot functionality in that once a valid low on VTT\_PWRGD# has been sampled low, all further VTT\_PWRGD#, FS\_A, and FS\_B transitions will be ignored. Once "Test Clock Mode" has been invoked, all further FS\_B transitions will be ignored and FS\_A will asynchronously select between the Hi-Z and REF/N mode. Exiting test mode is accomplished by cycling power with FS\_B in a high or low state.



#### **Table 1. Frequency Select Table (FS\_A FS\_B)**



## **Table 2. Frequency Select Table (FS\_A FS\_B) SMBus Bit 5 of Byte 6 = 1**



## **Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initializes to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

#### **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 3*.

The block write and block read protocol is outlined in *Table 4* while *Table 5* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

#### **Table 3. Command Code Definition**



#### **Table 4. Block Read and Block Write Protocol**





## **Table 4. Block Read and Block Write Protocol** (continued)



## **Table 5. Byte Read and Byte Write protocol**



## **Byte Configuration Map**

## **Byte 0: Control Register**





## **Byte 1: Control Register**



## **Byte 2: Control Register**



## **Byte 3: Control Register**





## **Byte 4: Control Register**



## **Byte 5: Control Register**



## **Byte 6: Control Register**





#### **Byte 6: Control Register** (continued)



#### **Byte 7: Control Register**



## **Crystal Recommendations**

The CY28405-3 requires a **Parallel Resonance Crystal**. Substituting a series resonance crystal will cause the CY28405-3 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

#### **Table 6. Crystal Recommendations**



## **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).

The following diagram shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is **not true**.



**Figure 1. Crystal Capacitive Clarification**



## **Calculating Load Capacitors**

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.



**Figure 2. Crystal Loading Example**

Use the following formulas to calculate the trim capacitor values from Ce1 and Ce2.

#### **Load Capacitance (each side) Total Capacitance (as seen by the crystal)**

$$
CLe = \frac{1}{\left(\frac{1}{Ce1 + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2}\right)}
$$

CL ... Crystal load capacitance CLe ...Actual loading seen by crystal ......................................using standard value trim capacitors Ce ...External trim capacitors Cs..Stray capacitance (trace,etc) **PD# - Assertion** 

Ci ............. Internal capacitance (lead frame, bond wires etc)

*Ce = 2 \* CL - (Cs + Ci)*

## **PD# (Power-down) Clarification**

The PD# (Power Down) pin is used to shut off ALL clocks prior to shutting off power to the device. PD# is an asynchronous active LOW input. This signal is synchronized internally to the device powering down the clock synthesizer. PD# is an asynchronous function for powering up the system. When PD#

is low, all clocks are driven to a LOW value and held there and the VCO and PLLs are also powered down. All clocks are shut down in a synchronous manner so has not to cause glitches while transitioning to the low 'stopped' state.

When PD# is sampled low by two consecutive rising edges of CPUC clock then all clock outputs (except CPU) clocks must be held low on their next high to low transition. CPU clocks must be hold with CPU clock pin driven high with a value of 2x Iref and CPUC undriven.

Due to the state of itnernal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete





**Figure 3. Power-down Assertion Timing Waveforms**

#### **PD# Deassertion**

The power-up latency between PD# rising to a valid logic '1' level and the starting of all clocks is less than 3.0 ms.



**Figure 4. Power-down Deassertion Timing Waveforms**









**Figure 6. Clock Generator Power-up/Run State Diagram**



## **Absolute Maximum Conditions**



**Multiple Supplies:** The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

## **DC Electrical Specifications**













## **AC Electrical Specifications** (continued)



#### **Table 7. Group Timing Relationship and Tolerances**



#### **Table 8. USB to DOT Phase Offset**



## **Test and Measurement Set-up**

## **Table 9. Maximum Lumped Capacitive Output Loads**



#### **For Differential CPU and SRC Output Signals**

The following diagram shows lumped test load configurations for the differential Host Clock Outputs.



**Figure 7. 0.7V Load Configuration**





**Figure 8. Lumped Load For Single-ended Output Signals (for AC Parameters Measurement)**

#### **Table 10.CPU Clock Current Select Function**



## **Ordering Information**



## **Package Drawing and Dimensions**



Purchase of I<sup>2</sup>C components from Cypress, or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

#### Document #: 38-07584 Rev. \*\* Page 15 of 16

© Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use<br>of any circuitry other than circuitry its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



# **Document History Page**

