














# UJ4C075044B7S



Part Number	Package	Marking
UJ4C075044B7S	D <sup>2</sup> PAK-7L	UJ4C075044B7S







### 750V-44m $\Omega$ SiC FET

Rev. B, March 2022

### Description

The UJ4C075044B7S is a 750V, 44m $\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 44mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 55nC
- Low body diode V<sub>FSD</sub>: 1.2V
- ◆ Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- D<sup>2</sup>PAK-7L package for faster switching, clean gate waveforms

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		750	V
Cata assume with a s	$V_{GS}$	DC	-20 to +20	V
Gate-source voltage	V GS	AC (f > 1Hz)	-25 to +25	V
Cartinua durin aumant 1		T <sub>C</sub> =25°C	35.6	Α
Continuous drain current <sup>1</sup>	I <sub>D</sub>	T <sub>C</sub> =100°C	26	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	110	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.1A	33	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	200	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	181	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Reflow soldering temperature	T <sub>solder</sub>	reflow MSL 1	245	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Onits
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.64	0.83	°C/W

Rev. B, March 2022













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

# **Typical Performance - Static**

Parameter	Symbol	Test Conditions		Units		
	Syllibol		Min	Тур	Max	Offics
Drain-source breakdown voltage	$BV_DS$	$V_{GS}$ =0V, $I_D$ =1mA	750			V
Total drain leakage current		V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		1.5	15	- μΑ
	I <sub>DSS</sub>	V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		15		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	± 20	μА
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =25A, T <sub>J</sub> =25°C		44	56	
		V <sub>GS</sub> =12V, I <sub>D</sub> =25A, T <sub>J</sub> =125°C		75		mΩ
		$V_{GS}$ =12V, $I_{D}$ =25A, $T_{J}$ =175°C		101		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

# Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		11.20		
		rest Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> = 25°C			35.6	А
Diode pulse current <sup>2</sup>	$I_{S,pulse}$	T <sub>C</sub> =25°C			110	Α
Forward voltage	$V_{FSD}$	V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =25°C		1.2	1.36	V
	<b>V</b> FSD	V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =175°C		1.42		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_S$ =25A, $V_{GS}$ =0V, $R_{G\_EXT}$ =50 $\Omega$		55		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1000A/μs, Τ <sub>J</sub> =25°C		10.4		ns
Reverse recovery charge	$Q_{rr}$	$V_R$ =400V, $I_S$ =25A, $V_{GS}$ =0V, $R_{G\_EXT}$ =50 $\Omega$		60		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1000A/μs, Τ <sub>J</sub> =150°C		11.2		ns

Datasheet: UJ4C075044B7S Rev. B, March 2022 3













# Typical Performance - Dynamic

Devementor	Symbol	Test Conditions	Value			- Units
Parameter	Symbol	rest Conditions	Min	Тур	Max	Ullits
Input capacitance	$C_{iss}$	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		1400		
Output capacitance	$C_{oss}$	f=100kHz		55		pF
Reverse transfer capacitance	$C_{rss}$	1-100KH2		2.5		
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		66.4		pF
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		131		pF
C <sub>OSS</sub> stored energy	$E_{oss}$	$V_{DS}$ =400V, $V_{GS}$ =0V		5.3		μJ
Total gate charge	$Q_{G}$	- V <sub>DS</sub> =400V, I <sub>D</sub> =25A, -		37.8		
Gate-drain charge	$Q_{GD}$	$V_{DS} = 0V \text{ to } 15V$		8		nC
Gate-source charge	$Q_{GS}$	VGS 0V to 13V		11.8		
Turn-on delay time	$t_{d(on)}$	Notes 4,		11		
Rise time	$t_r$	V <sub>DS</sub> =400V, I <sub>D</sub> =25A, Gate Driver =0V to +15V,		23		ns
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT} = 1\Omega$ ,		83		115
Fall time	$t_f$	Turn-off $R_{G,EXT}$ =50 $\Omega$ ,		12		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	inductive Load, FWD: same device with V <sub>GS</sub>		131		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>	= 0V and $R_G = 50\Omega$ ,		66		μJ
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =25°C		197		
Turn-on delay time	$t_{d(on)}$	Notes 4,		10.4		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =25A, Gate		23		ne
Turn-off delay time	t <sub>d(off)</sub>	Driver = 0V to +15V, Turn-on $R_{G,EXT} = 1\Omega$ , Turn-off $R_{G,EXT} = 50\Omega$ ,		164		ns
Fall time	t <sub>f</sub>			14.4		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	inductive Load, FWD: same device with $V_{GS}$ = 0V and $R_G$ = 50 $\Omega$ , $T_J$ =150°C		145		
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>			96		μЈ
Total switching energy	E <sub>TOTAL</sub>			241		

 $<sup>4.\,</sup>Measured\,with\,the\,switching\,test\,circuit\,in\,Figure\,23.$ 













### Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			- Units
	Зуппоп	rest Conditions	Min	Тур	Max	Ullits
Turn-on delay time	t <sub>d(on)</sub>	Notes 5 and 6.		12		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =25A, Gate		23		nc
Turn-off delay time	t <sub>d(off)</sub>	Driver = $0V$ to + $15V$ , Turn-on $R_{G,EXT} = 1\Omega$ ,		42		ns
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT} = 5\Omega$ ,		5.6		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	inductive Load,		128		
Turn-off energy including $R_S$ energy	E <sub>OFF</sub>	FWD: same device with $V_{GS}$ = 0V and $R_G$ = $5\Omega$ , RC		18		
Total switching energy	E <sub>TOTAL</sub>	snubber: $R_S=15\Omega$ and		146		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	C <sub>s</sub> =68pF,		0.5		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>	T <sub>J</sub> =25°C		0.7		
Turn-on delay time	t <sub>d(on)</sub>	Notes 5 and 6,		12		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =25A, Gate		23		nc
Turn-off delay time	t <sub>d(off)</sub>	Driver = 0V to +15V, Turn-on $R_{G,EXT} = 1\Omega$ ,		43		ns
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT} = 102$ ,		8		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	inductive Load, FWD: same device with $V_{GS}$ = 0V and $R_G$ = $5\Omega$ , RC snubber: $R_S$ =15 $\Omega$ and $C_S$ =68pF, $T_J$ =150°C		140		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>			21		
Total switching energy	E <sub>TOTAL</sub>			161		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			0.5		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			0.6		

<sup>5.</sup> Measured with the switching test circuit in Figure 24.

<sup>6.</sup> In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.















### **Typical Performance Diagrams**



60 50 Drain Current, I<sub>D</sub> (A) 40 30 Vgs = 15V Vgs = 8V 20 Vgs = 7V **-** Vgs = 6.5V 10 Vgs = 6V 0 1 2 3 5 10 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J = 25$ °C,  $tp < 250\mu s$ 






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V

















Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I<sub>D</sub> (A) Gate-Source Voltage,  $V_{GS}(V)$ 

Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V



Gate-Source Voltage, V<sub>GS</sub> (V) Vds = 400V -5 -10 Gate Charge, Q<sub>G</sub> (nC)

Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $I_D$  = 25A
















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















40 35 30 25 20 15 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS} = 0V$ 

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_J$  = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_{D}$  = 25A
















Figure 21. Clamped inductive switching turn-on energy vs.  $R_{G,EXT\ ON}$ 




Figure 22. Clamped inductive switching turn-off energy vs.  $R_{G.EXT.OFF}$ 




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_{BS}$  = 2.5 $\Omega$ ,  $C_{BS}$ =100nF) is used to reduce the power loop high frequency oscillations.




Figure 24. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_s = 10\Omega$ ,  $C_s = 68pF$ ) and a bus RC snubber ( $R_{BS} = 2.5\Omega$ ,  $C_{BS} = 100nF$ ).













#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Datasheet: UJ4C075044B7S Rev. B, March 2022 12