

W7100A Datasheet

Version 1.2.4

© 2013~2014 WIZnet Co.,Ltd. All Rights Reserved. For more information, visit our website at http://www.wiznet.co.kr.

Table of Contents

List of Figures

WIZnet

List of Tables

1 Overview

1.1 Introduction

iMCU W7100A is the one-chip solution which integrates an 8051 compatible microcontroller, 64KB SRAM and hardwired TCP/IP Core for high performance and easy development.

The TCP/IP core is a market-proven hardwired TCP/IP stack with an integrated Ethernet MAC & PHY. The Hardwired TCP/IP stack supports the TCP, UDP, IPv4, ICMP, ARP, IGMP and PPPoE which has been used in various applications for years.

1.2 W7100A Features

- Fully software compatible with industrial standard 8051
- Pipelined architecture which enables execution of instructions 4~5 times faster than a standard 8051
- 10BaseT/100BaseTX Ethernet PHY embedded
- Power down mode supported for saving power consumption
- Hardwired TCP/IP Protocols: TCP, UDP, ICMP, IPv4 ARP, IGMP, PPPoE, Ethernet
- Auto Negotiation (Full-duplex and half duplex), Auto MDI/MDIX
- ADSL connection with PPPoE Protocol with PAP/CHAP Authentication mode support
- 8 independent sockets which are running simultaneously
- 32Kbytes Data buffer for the Network
- Network status LED outputs (TX, RX, Full/Half duplex, Collision, Link, and Speed)
- Not supports IP fragmentation
- 2 Data Pointers (DPTRs) for fast memory blocks processing
	- Advanced INC & DEC modes
	- Auto-switch of current DPTR
- 64KBytes Data Memory (RAM)
- 255Bytes data FLASH, 64KBytes Code Memory, 2KBytes Boot Code Memory
- Up to 16M bytes of external (off-chip) data memory
- Interrupt controller
	- 2 priority levels
	- 4 external interrupt sources
- 1 Watchdog interrupt
- Four 8-bit I/O Ports
- Three timers/counters
- Full-duplex UART
- Programmable Watchdog Timer
- DoCD™ compatible debugger
- High Product Endurance
	- Minimum 100,000 program/erase cycles
	- Minimum 10 years data retention

1.3 W7100A Block Diagram & Features

Figure 1.1 W7100A Block Diagram

The W7100A internal block diagram is shown in the Figure 1.1. Details of block functions are described as follows:

ALU – Performs arithmetic and logic operations during execution of an instruction. It contains accumulator (ACC), Program Status Word (PSW), B registers, and related logics such as arithmetic unit, logic unit, multiplier, and divider.

SFR – Controls the access of special registers. It contains standard and user defined registers and related logic. User defined external devices can be quickly accessed (read, write, modified) using all direct addressing mode instructions.

1.3.1 ALU (Arithmetic Logic Unit)

W7100A is fully compatible with the standard 8051 microcontroller, and maintains all instruction mnemonics and binary compatibility. W7100A incorporates many great architectural enhancements which enable the W7100A MCU to execute instructions with high speed.

The ALU of W7100A MCU performs extensive data manipulation and is comprised of the 8-bit arithmetic logic unit (ALU), an ACC (0xE0) register, a B (0xF0) register and a PSW (0xD0) register

The B register is used during multiplication and division operations. In other cases, this register is used as normal SFR.

The ALU performs arithmetic operations such as addition, subtraction, multiplication, and division, and other operations such as increment, decrement, BCD-decimal-add-adjust, and compare. Logic unit uses AND, OR, Exclusive OR, complement, and rotation to perform different operations. The Boolean processor performs bit operations such as set, clear, complement, jump-if-not-set, jump-if-set-and-clear, and move to/from carry.

Figure 1.5 PSW Register

The PSW register contains several bits that can reflect the current state of MCU.

W7100A Datasheet v1.2.4 13

1.3.2 TCPIPCore

Figure 1.6 TCPIPCore Block Diagram

Ethernet PHY

The W7100A includes 10BaseT/100BaseTX Ethernet PHY. It supports half-duplex/full-duplex, auto-negotiation and auto-MDI/MDIX. It also supports 6 network indicator LED outputs such as Link, TX, RX status, Collision, speed and duplex.

TCPIP Engine

TCPIP Engine is a hardwired logic based network protocol which contains technology of WIZnet.

- **802.3 Ethernet MAC(Media Access Control)**

This controls Ethernet access of CSMA/CD(Carrier Sense Multiple Access with Collision Detect). The protocol is based on a 48-bit source/destination MAC address.

- **PPPoE(Point-To-Point Protocol over Ethernet)**

This protocol uses PPP service over Ethernet. The payload (PPP frame) is encapsulated inside an Ethernet frame during a transmission. When receiving, it de-capsulates the PPP frame. PPPoE supports PPP communication with PPPoE server and PAP/CHAP authentications.

- **ARP(Address Resolution Protocol)**

ARP is the MAC address resolution protocol by using IP address. This protocol exchanges ARP-reply and ARP-request from peers to determine the MAC address of each other

- **IP (Internet Protocol)**

This protocol operates in the IP layer and provides data communication. IP fragmentation is not supported. It is not possible to receive the fragmented packets. All protocol number is supported except for TCP or UDP. In case of TCP or UDP, use the hardwired embedded TCPIP stack.

- **ICMP(Internet Control Message Protocol)**

ICMP is a protocol which provides information, unreachable destination. When a Pingrequest ICMP packet is received, a Ping-reply ICMP packet is sent.

- **IGMPv1/v2(Internet Group Management Protocol version 1/2)**

This protocol processes IGMP messages such as the IGMP Join/Leave. The IGMP is only enabled in UDP multicast mode. Only version 1 and 2 of IGMP logic is supported. When using a newer version of IGMP, IGMP should be manually implemented in the IP layer.

- **UDP(User Datagram Protocol)**

It is a protocol which supports data communication at the UDP layer. User datagram such as unicast, multicast, and broadcast are supported

- **TCP(Transmission Control Protocol)**

This protocol operates in the TCP layer and provides data communication. Both TCP server and client modes are supported.

1.4 Pin Description

1.4.1 Pin Layout

Package type: LQFP 100

Figure 1.7 W7100A Pin Layout

Package type: QFN 64

Figure 1.8 W7100A QFN 64 Pin Layout

1.4.2 Pin Description

The pin functionalities are described in the following table. There are no tri-state output pins and internal signals.

1.4.2.1 Configuration

1.4.2.2 Timer

1.4.2.3 UART

1.4.2.4 DoCD™ Compatible Debugger

1.4.2.5 Interrupt / Clock

1.4.2.6 GPIO

Note: User can control the GPIO I/O driving voltage using PxPU/PxPD SFR.

Note: In that case, GPIO0~3 is used to transfer External memory address and data. Please refer to the '2.3 External Data Memory Access'

1.4.2.7 External Memory Interface

Note: When user using External memory by standard 8051 interface, P0[7:0] can transfer Data[7:0] or Address[7:0] by ALE pin control.

1.4.2.8 Media Interface

For the best performance,

1. Make the length of RXIP / RXIN signal pair (RX) same if possible.

2. Make the length of TXOP / TXON signal pair (TX) same if possible.

3. Locate the RXIP and RXIN signal as near as possible.

- 4. Locate the TXOP and TXON signal as near as possible.
- 5. Locate the RX and TX signal pairs far from noisy signals such as bias resistor or crystal.
- 6. Keep regular between TX/RX signal pair.

For more details, refer to "W5100 Layout Guide.pdf."

1.4.2.9 Network Indicator LED

1.4.2.10 Power Supply Signal

Figure 1.9 Power Design

1.5 64pin package description

*Note: In case of 64pin package, the PHY mode is must be set by PHYCONF SFR. So, user must set the MODE_EN bit to enable the MODE2 ~ 0 bit configuration. Then set the MODE2 ~ 0 value and reset the PHY controlling the PHY_RSTn bit. After the reset the 64pin package chip will be successfully initialized and operate properly. **When the user uses the 64pin package chip, the code below must be executed in chip initialize routine.**

For more detailed information about the PHYCONF SFR, please refer to the section 2.5.10 'New & Extended SFR'.

PHYCONF | = 0x08; // MODE_EN bit enable PHYCONF $E = 0xF8$; // MODE2 ~ 0 value is 0 (normal mode); Auto configuration mode PHYCONF $|= 0x20;$ // Set the PHY_RSTn bit (reset bit) Delay(); $\sqrt{7}$ Delay for reset timing (refer to the section 10 'Reset Timing') PHYCONF \hat{a} = ~(0x20); // Clear the PHY_RSTn bit

2 Memory

The W7100A's memory is divided into two types of memories: "Code Memory" and "Data Memory". Each memory can use the memory lock function. If the lock is set, internal memory accessing from outside is denied and also cannot use the W7100A debugger. For more detailed information about the memory lock function, please refer to the "WizISP Program Guide". The memory structure of W7100A is roughly shown figure 2.1.

Figure 2.1 Code / Data Memory Connections

*Note:

We recommend the use of an external Power Supply Low Voltage Detector to prevent system malfunction during periods of insufficient power supply voltage.

It can be prevented Non-volatile Memory Corruption, SRAM Corruption and CPU Register Corruption. Please refer to the iMCU7100EVB's Schematic on [WIZnet website.](http://www.wiznet.co.kr/)

(Example ICs : MAX811, MIC811, DS1811)

2.1 Code Memory

"Code Memory" consists the Boot ROM from 0x0000 to 0x07FF and Code FLASH from 0x0000 to 0xFFFF. After the system is reset, the W7100A always executes the code of Boot ROM at "Code Memory." According to the BOOTEN pin, the code of Boot ROM executes differently. Figure 2.2 shows the flow of Boot ROM code. After the booting, the system proceeds to either the ISP process or the APP Entry according to the BOOTEN pin. When ISP process is selected (BOOTEN = '1'), the ISP code of the Boot ROM will run. Otherwise (BOOTEN = '0'), the system jumps to the APP Entry without running the ISP code of Boot ROM.

ISP code is used for WizISP program when writing user code to code FLASH. And the APP Entry is used for running user application code. The APP Entry contains the 'memory map switching code' and the jumping code which jumps to the start address 0x0000 of the user application in Code FLASH memory. The memory map switching is as below.

Figure 2.2. Boot Sequence Flowchart

The initial state of W7100A has both 'Boot ROM / APP Entry' and FLASH as shown in Figure 2.3. But since the addresses of 'Boot ROM / APP Entry' and FLASH are overlapped, they use same address at 0x0000 \sim 0x07FF / 0xFFF7 \sim 0xFFFF. The iMCU W7100A respectively maps the 'Boot ROM / APP Entry' and FLASH(64K) to the code and data memory.

The user application code can be written to the FLASH(mapped to data memory). But in this state, the FLASH cannot be used as a code memory because this state is for writing user application code. To use the FLASH as a code memory, the memory map needs to be switched. To do this, user should select APP Mode by setting the BOOTEN pin to '0', and then the Boot ROM code jumps to APP Entry immediately. Next, the APP Entry un-maps the Boot ROM and maps the Code FLASH to code memory. After switching the code memory map, the APP Entry

Figure 2.3 APP Entry Process

jumps to start address of Code FLASH (0x0000). This flow is shown in Figure 2.3.

If the APP Mode is selected, the Code FLASH 64KB can be used as a code memory. But both FLASH and APP Entry are still overlapped at the same address. Therefore, to use all FLASH 64KB, the APP Entry must be un-mapped from "Code Memory." To un-map APP Entry, user should set RB bit in WCONF(0xFF) to '0' at the user startup code. Then the APP Entry is unmapped as shown below.

Figure 2.4 Changing the code memory Status at **RB** = '0'

When the Code FLASH takes more than 0xFFF7, the below code must be inserted into startup code. If using this method, the W7100A immediately disables the APP Entry address after its system reset.

Set the BOOTEN pin to '0' and clear the **RB** bit of WCONF register at the startup code. Then the embedded Code FLASH 64KB memory of the W7100A can be completely used as a code memory.

2.1.1 Code Memory Wait States

The wait states are managed by internal WTST(0x92) register. The number of wait states is fixed by the value stored in the WTST register. Please refer to the section 2.5.10 'New & Extended SFR' for more details.

2.2 Data Memory

The W7100A contains 64KB of embedded RAM, 64KB of TCPIPCore and the 255Byte of the Data FLASH. The Data FLASH can be used for saving user IP, MAC, subnet mask or port number. Also the W7100A can address up to 16M bytes of external Data Memory. The figure below shows the Data Memory map. This memory is accessed by MOVX instructions only. The external memory can be extended by user.

Figure 2.5 Data Memory Map

WIZnet

2.2.1 Data Memory Wait States

The Data Memory wait states are managed by CKCON(0x8E). The number of wait states is fixed to the value stored inside CKCON register. Please refer to the section 2.5.10 'New & Extended SFR' for more detailed information.

2.3 External Data Memory Access

The external address pin and data pin has two access modes. The first mode is to use latch to address line in standard 8051. And the second method is directly connecting all lines to address line. Also user can use address pin and data pin as GPIO (General Purpose I/O). Please refer to the section 10 'Electrical specification' for the speed of external memory accessing.

Mode	EM[2:0]	P0	P1	P ₂	P3
Standard 1	001	Addr[7:0]/Data[7:0]	GPIO	Addr[15:8]	GPIO
Standard 2	011	Addr[7:0]/Data[7:0]	GPIO	Addr[15:8]	Addr[23:16]
Direct 1	101	Data[7:0]	Addr[7:0]	Addr[15:8]	GPIO
Direct 2	111	Data[7:0]	Addr[7:0]	Addr[15:8]	Addr[23:16]

Table 2.1 External memory access mode

2.3.1 Standard 8051 Interface

This method is same as external interface of general 8051. But the range of accessible address is changed refer to the setting of EM[2:0] (External Memory Mode) which spaced WCONF(0xFF) of SFR register. When user sets the EM[2:0] to "001", the port0 is used as address/data bus and the port2 is used as upper side address (A[15:8]). The port1 and port3 is used as GPIO.

Note :

The external memory interface using standard 8051 interface has an erratum where the ALE signal turns on after the WR/RD signal is enabled; the ALE signal is supposed to turn on before the WR/RD signal is enabled. To resolve this erratum, OR the WR/RD signal with ALE signal and connect it to the external memory's nWR and nOE.

For more details, please refer to document 'W7100A Errata sheet - Erratum3.'

It is shown the figure below.

Figure 2.6 Standard 8051 External Pin Access Mode (EM[2:0] = "001")

When user sets the EM[2:0] to "011", as in the previous case, the port0 is used as address/data bus and the port2 is used as upper side address (A[15:8]). But, since the port3 is used as topside address (A[23:16]), the range of accessible address is expanded. The remained port1 is used as GPIO. It is shown the figure below.

Figure 2.7 Standard 8051 External Pin Access Mode (EM[2:0] = "011")

In the Standard 8051 External pin access mode, MCU controls the ALE (Address Latch Enable) signal to classify the address and data signal. User can configure the duration of ALE signal using the ALECON(0x9F) SFR. For more detailed information about ALECON, please refer to the section 2.5.10 'New & Extended SFR'.

2.3.2 Direct Interface

This method is directly connecting the data line to address line. When user sets the EM[2:0] to "101", the port0 is used as data line (D[7:0]) and the port1 is lower side address (A[7:0]) and the port2 is used as upper side address (A[15:8]). The remained port3 can be used as GPIO. Using this method, user can connect data line to address line without latch. It is shown the figure 2.8 as below.

Figure 2.8 Direct 8051 External Pin Access Mode (EM[2:0] = "101")

When user sets the EM[2:0] to "111", the port0, port1 and port2 has same usage in the previous case and the port3 is used as topside address (A[23:16]). In this method, there is no port to use GPIO. It is shown the figure below.

Figure 2.9 Direct 8051 External Pin Access Mode (EM[2:0] = "111")

WIZnet

2.4 Internal Data Memory and SFR

The Figure below shows the Internal Memory and Special Function Registers (SFR) map.

The lower internal RAM consists of four register banks with eight registers each, a bitaddressable segment with 128 bits (16 bytes) that begins at 0x20, and a scratchpad area with 208 bytes is embedded. With **indirect** addressing mode ranging from 0x80 to 0xFF, the highest 128 bytes is accessed as an internal memory. But with **direct** addressing mode ranging from 0x80 to 0xFF, this area is accessed as a SFR memory.

Figure 2.11 SFR Memory Map

New SFR – New additional SFR, described in this section

Extended SFR – Extended from standard 8051, described in this section

Standard – standard 8051 SFR, described in this section

All of the SFR in the left hand side column ending with 0 or 8 are bit addressable.

2.5 SFR definition

The following section describes SFR of **W7100A** and its functions. For more detailed information about peripheral SFR, please refer to the section 2.5.11 'Peripheral SFR'.

2.5.1 Program Code Memory Write Enable Bit

Inside the PCON register, the Program Write Enable (PWE) bit is used to enable/disable Program Write signal activity during MOVX instructions.

When the PWE bit is set to logic '1', the "MOVX @DPTR, A" instruction writes the data from the accumulator register into the code memory addressed by using the DPTR register (active DPH:DPL)

 The "MOVX @Rx, A" instruction writes the data from the accumulator register into code memory addressed by using the P2 register (bits 15:8) and Rx register (bits 7:0).

Figure 2.12 PWE bit of PCON Register

Note: 1. PCON.2 ~ PCON.0 bits are reserved. They must be set to '0'

2.5.2 Program Code Memory Wait States Register

Wait states register provides the information for code memory access time.

Figure 2.13 Code memory Wait States Register

Note: 1. These bits are considered during program fetches and MOVC instructions only. Since code memory write are performed by MOVX instruction, CKCON register regulates the CODE-WR pulse width.

2. Read cycle takes minimal 4 clock period and maximal 8 clock periods.

Table 2.2 WTST Register Values

During Instruction fetching, code memory can be accessed by MOVC instruction only. The code memory can be read with minimal 4 wait states. The timing diagrams are shown in the Figures below.

Figure 2.14 Waveform for code memory Synchronous Read Cycle with Minimal Wait State s $(WTST = '4')$

- **Note:** 1. clk System clock frequency (88.4736 MHz)
	- 2. ADDRESS Address of the actual modified program byte
	- 3. CODE_RD Read signal of the code memory
	- 4. CODE Data write to the actual modified program byte

The code memory can be written by MOVX instruction with minimal 4 wait states. It allows W7100A core to operate with fast and slow code memory devices. The timing diagrams are shown in the Figure below.

Figure 2.15 Waveform for code memory Synchronous Write Cycle with Minimal Wait State $s(WTST = '4')$

Note: 1. clk – System clock frequency (88.4736 MHz)

- 2. ADDRESS Address of the actual modified program byte
- 3. CODE Data write to the actual modified program byte
- 4. CODE_WR Write signal of the code memory
- 5. PRG State of the code memory

WIZnet

2.5.3 Data Pointer Extended Registers

Data Pointer Extended registers, DPX0, DPX1 and MXAX, hold the most significant part of memory addresses when accessing to data located above 64KB. After reset, DPX0, DPX1, and MXAX restores to the default value 0x00.

Figure 2.18 MOVX @RI Extended Register

When MOVX instruction uses DPTR0/DPTR1 register, the most significant part of the address A[23:16] is always equal to the content of DPX0(0x93)/DPX1(0x95). When MOVX instruction uses R0 or R1 register, the most significant part of the address A[23:16] is always equal to the content of MXAX(0xEA) while another A[15:8] is always equal to P2(0xA0) contents.

2.5.4 Data Pointer Registers

Dual data pointer registers are implemented to speed up data block copying. DPTR0 and DPTR1 are located in four SFR addresses. Active DPTR register is selected by SEL bit (0x86.0). If the SEL bit set to '0', DPTR0 (0x83:0x82) is selected, otherwise DPTR1 (0x85:0x84) is selected.

Note: TSL - Toggle select enable. When TSL is set, this bit toggles the SEL bit by exec uting the following instructions.

INC DPTR

MOV DPTR, #data16

MOVC A, @A + DPTR

MOVX @DPTR, A

MOVX A, @DPTR

When TSL = 0, DPTR related instructions will not affect the state of the SEL bit.

Unimplemented bit - Read as 0 or 1.

Table 2.3 DPTR0, DPTR1 Operations

Selected data pointer register is used in the following instructions:

MOVX @DPTR, A

MOVX A, @DPTR MOVC A, @A + DPTR JMP @A + DPTR INC DPTR MOV DPTR, #data16

2.5.5 Clock Control Register

Clock control register CKCON (0x8E) contains MD [2:0] bits which provide the information for the dedicated data memory read/write signal pulses width.

Figure 2.22 Clock Control Register – STRETCH bits

The dedicated data memory read/write signals are activated during MOVX instruction. The purpose of MD[2:0] is to adjust the communication speed with I/O devices such as slow RAM, LCD displays, etc. After reset, MD[2:0] will be restored to the default value of 0x07, which means that slow devices work properly. Users can change the MD[2:0] value to speed up/slow down the software execution. The value of MD[2:0] can be changed any time during program execution (e.g. between MOVX and different speed devices).

This read/write pulse width must have a minimum of 3 clock cycle and a maximum of 8 clock cycle.

2.5.6 Internal Memory Wait States Register

Internal Memory Wait States Register INTWTST(0x9C) is used for setting the access time of internal 64KB RAM, TCPIPCore and 255Byte internal flash.

- Ram WTST: Set the 64Kbytes RAM access time, has two 2bit value 0 ~ 3.

- TCPIPCore WTST: Set the TCPIPCore access time, has 3bit value 0 ~ 7.

- Flash WTST: Set the internal flash access time, has 3bit value 0 ~ 7.

Internal ram WTST value means below access time in table 2.3.

WIZnet

TCPIPCore, Internal flash WTST value means below access time in table 2.4.

2.5.7 Address Latch Enable Register

ALECON SFR is used for standard 8051 external pin access mode. The time duration of ALE (Address Latch Enable) signal can be controlled by ALECON SFR.

If we set the ALECON to 1, ALE signal will be down to '0' after 1 clock. If we set it to 'n', ALE signal maintains 1+n clock and down to '0'.

ALE maintain duration = ALECON value + 1 clock

The initial value of ALECON is 0xFF. User can configure this value depending on external device speed.

Figure 2.24 Internal Memory Wait States Register

2.5.8 External Memory Wait States Register

EXTWTST SFR is used for configuring the timing of external memory access. Using the 16bit of this SFR user can control the value from 0 to 65535.

2.5.9 Stack Pointer

The W7100A has an 8-bit stack pointer called SP(0x81) and is located in the internal RAM space.

Figure 2.27 Stack Pointer Register

This pointer is incremented before data is stored in PUSH and CALL executions, and decremented after data is popped in POP, RET, and RETI executions. In other words, the Stack pointers always points to the last valid stack byte.

2.5.10 New & Extended SFR

PHY_IND(0xEF): PHY indicator register, shows the current state of internal PHY in W7100A.

Figure 2.29 Internal PHY Configuration Register

WIZnet

Note: PHY_RSTn: Reset the Internal PHY of W7100A, if user want to reset the PHY usi ng this bit, set this bit '1' first, then manually clear to '0' after the reset time. About the reset time please refer to the section 10 'Elec trical Specification'.

PHY PWDN: 1- Power down mode: turn off the embedded Ethernet PHY to save power consumption

0 – Normal operation mode.

- MODE EN : 1 Configure W7100A operation mode using the MODE2 $~\sim$ 0 bit / 0 d on't use MODE2 ~ 0 bit. **In the QFN 64pin package, must use this bit and MODE2 ~ 0 bits to configure the operation mode of W7100A**
- MODE2 ~ 0: Please refer to the section 1.4.2 'Pin Description' PM2 ~ 0 pin settin g value, MODE2 \sim 0 bit are same as PM2 \sim 0 pin.
	- : Reserved, must be set to '0'

ex> usage of mode selection using MODE2 \sim 0

PHYCONF |= 0x08; // MODE_EN bit enable PHYCONF $E = 0xF8$; // MODE2 ~ 0 value is 0 (normal mode); Auto configuration mode PHYCONF | = 0x20; // Set the PHY_RSTn bit (reset bit) Delay(); // Delay for reset timing(refer to the section 10 'Electrical Specification') PHYCONF $\hat{a} = -(0x20)$; // Clear the PHY_RSTn bit

WCONF(0xFF): W7100A configuration register

Figure 2.30 W7100A Configuration Register

Note:

RB : 0 - No Reboot / 1 - Reboot after the ISP done (APP Entry(0xFFF7 ~ 0xFFFF) RD/WR Enable)

ISPEN : 0 – Enable ISP in Boot built in W7100A / 1 – Disable

EM[2:0] : External memory mode, please refer to the section 2.3 'External Data Memory Access'.

FB : FLASH Busy Flag for ISP. Read only.

BE : Boot Enable (1 - Boot Running / 0 - Apps Running). Read only.

CLKCNT0(0xDC): W7100A core clock count register bit0 ~ 7.

Figure 2.31 Core clock count register

Note: CLK_CNT is 32bit SFR, reset value is 0, increase its value at every core clock. T his SFR is used for counting core clock or measuring time or clock.

ex> 1 second = about 88000000 clock count (core clock is about 88MHz)

CLKCNT0(0xDD): W7100A core clock count register bit8 ~ 15.

Figure 2.32 Core clock count register

CLKCNT0(0xDE): W7100A core clock count register bit16 ~ 23.

Figure 2.33 Core clock count register

CLKCNT0(0xDF): W7100A core clock count register bit24 ~ 31.

Figure 2.34 Core clock count register

2.5.11 Peripheral Registers

- **P0, P1, P2, P3** : Port register. For detail information, please refer to the section 4 'I/O Ports' for the Functionality of I/O Ports.
- **TCON(0x88)** : Timer0, 1 configuration register. For detail information, please refer to the section 5.1 'Timer 0, 1' for the Functionality of Timer0 and Timer 1.
- **TMOD(0x89)** : Timer0, 1 control mode register. For detail information, please refer to the section 5.1 'Timer 0, 1' for the Functionality of Timer0 and Timer 1.

TH0(0x8C), TL0(0x8A) : Counter register of timer 0. For detail information, please refer to

the section 5.1 'Timer 0, 1' for the Functionality of Timer0 and Timer 1.

- **TH1(0x8D), TL1(0x8B)** : Counter register of timer 1. For detail information, please refer to the section 5.1 'Timer 0, 1' for the Functionality of Timer0 and Timer 1.
- **SCON(0x98)** : UART Configuration Register. For detail information, please refer to the section 6 'UART' for the Functionality of UART.
- **SBUF(0x99)** : UART Buffer Register. For detail information, please refer to the section 6 'UART' for the Functionality of UART.
- **IE(0xA8)** : UART Bits in Interrupt Enable Register. For detail information, please refer to the section 6 'UART' for the Functionality of UART.
- **IP(0xB8)** : UART Bits in Interrupt Priority Register. For detail information, please refer to the section 6 'UART' for the Functionality of UART.
- **TA(0xC7)** : Timed Access Register. For detail information, please refer to the section 7 'Watchdog Timer' for Timed Access Registers of Watchdog Timer.
- **T2CON(0xC8)** : Timer 2 Configuration Register. For detail information, please refer to the section 5.2 'Timer 2' for the Functionality of Timer 2.
- **RLDH(0xCB), RLDL(0xCA)** : Capture Registers of Timer 2. For detail information, please refer to the section 5.2 'Timer 2' for the Functionality of Timer 2.
- **TH2(0xCD), TL2(0xCC)** : Counter Register of Timer 2. For detail information, please refer to the section 5.2 'Timer 2' for the Functionality of Timer 2.
- **PSW(0xD0)** : Program Status Word Register. For detail information, please refer to the section 1.3.1 'ALU'.
- **WDCON(0xD8)** : Watchdog Control Register. For detail information, please refer to the section 7 'Watchdog Timer'.

3 Interrupt

The functions of interrupt pins are described in the table below. All pins are unidirectional. There are no tri-state signals.

Pin	Active	Type	Pu/Pd	Description
nINTO/FA6	Low/Falling			External interrupt 0
nINT1/FA7	Low/Falling			External interrupt 1
nINT ₂ /FA8	Falling		٠	External interrupt 2
nINT3/FA9	Falling		٠	External interrupt 3
nINT4				Reserved
TCPIPCore	Falling			Interrupt Request Signal for TCPIPCore
(nINT5)				

Table 3.1 External Interrupt Pin Description

The W7100A core is implemented with two levels of interrupt priority control. Each external interrupt can be in high or low level priority group by setting or clearing a bit in the IP(0xB8) and EIP(0xF8) registers. External interrupt pins are activated by a falling edge signal. Interrupt requests are sampled at the rising edge of the system's clock.

Table 3.2 W7100A Interrupt Summary

Each interrupt vector can be individually enabled or disabled by changing the corresponding

bit in IE(0xA8) and EIE(0xE8) registers. The IE register contains global interrupt system disable(0)/enable(1) bit called EA.

All these bits which generate interrupts can be set or cleared by software, with the same result by hardware. That is, interrupts can be generated or cancelled by software. The only exceptions are the request flags IE0 and IE1. If the external interrupt 0 or 1 are programmed as level-activated, the IE0 and IE1 are controlled by the external source pins nINT0/FA6 and nINT1/FA7 respectively.

Note: IT0 - INT0 level (at 0)/edge (at 1) sensitivity

IT1 - INT1 level (at 0)/edge (at 1) sensitivity

IE0 - INT0 interrupt flag is automatically cleared when processor branches to

interrupt routine

- IE1 INT1 interrupt flag is automatically cleared when processor branches to interrupt routine
- TF0 Timer0 interrupt (overflow) flag. Automatically cleared when processor branches to interrupt routine

TF1 – Timer 1 interrupt (overflow) flag. Automatically cleared when processor branches to interrupt routine

SCON (0x98)											
		h	4					Reset			
SM ₀	SM ₁	SM2	REN	TB8	RB8		RI	0x00			

Figure 3.4 UART Configuration Register

Note: RI - UART receiver interrupt flag

TI - UART transmitter interrupt flag

Figure 3.5 Extended Interrupt Enable Register

Note: EINT2 - Enable external INT2 Interrupt

EINT3 - Enable external INT3 Interrupt

EINT4 – Must be '0', if use the EIE register

EINT5 - Enable TCPIPCore Interrupt

EWDI - Enable WATCHDOG Interrupt

Figure 3.8 Watchdog Control Register

Note: WDIF - Watchdog Interrupt Flag. WDIF in conjunction with the Enable Wat chdog Interrupt bit (EIE.4) and EWT provides information such as whether the Watchdog Timer event has been encountered or not and what action should be taken. This bit must be cleared by sof tware before exiting the interrupt service routine. By using softwa re to enable the WDIF, a Watchdog interrupt is generated. Enable d software-set WDIF will generate a Watchdog interrupt. Timed Ac cess Register procedure can be used to modify this bit.

4 I/O Ports

Figure 4.1 Port0 Pull-down register

The GPIO of W7100A has three operating modes 'Pull-up', 'Pull-down' and 'Keep' according to the SFR value.

The 'Keep' mode can be made by setting up both pull-up and pull-down register simultaneously. The GPIO keeps its previous value in the 'Keep' operating mode.

The I/O port pin functionalities are described in the following table.

P3[7:0] - IO - Port3 input / output

Figure 4.2 Port0 Register

Figure 4.3 Port1 Register

Read and write accesses are performed in the I/O ports via their corresponding SFR: P0 (0x80), P1 (0x90), P2 (0xA0), and P3 (0xB0). Some port-reading instructions read from the data registers while others read from the port pin. The "Read-Modify-Write" instructions are directed to the data registers as shown below.

Table 4.2 Read-Modify-Write Instructions

All other instructions read from a port exclusively through the port pins. All ports pin can be used as GPIO (General Purpose Input Output). The GPIO of W7100A is shown in the Figure below. The output driving voltage of GPIO is 0V or 3.3V according to the Px_PD/PU SFR value or GPIO keeps its previous value in current operation mode.

Px PU Px PD Status

P0_PD(0xE3): GPIO0 Pull-down register, the value '1' pull-down the related pin.

P0_PD (0xE3)

P1_PD(0xE4): GPIO1 Pull-down register, the value '1' pull-down the related pin.

P2_PD(0xE5): GPIO2 Pull-down register, the value '1' pull-down the related pin.

Figure 4.8 Port2 Pull-down register

P3_PD(0xE6): GPIO3 Pull-down register, the value '1' pull-down the related pin.

Figure 4.9 Port3 Pull-down register

P0_PU(0xEB): GPIO0 Pull-up register, the value '1' means pull-up the related pin.

Figure 4.10 Port0 Pull-up register

WIZnet

P1_PU(0xEC): GPIO1 Pull-up register, the value '1' means pull-up the related pin.

P3_PU(0xEE): GPIO3 Pull-up register, the value '1' means pull-up the related pin.

Figure 4.13 Port3 Pull-up register

5 Timers

The W7100A contains two 16-bit timers/counters, Timer0 and Timer 1. In the 'timer mode', the timer registers are incremented by every 12 CLK periods. In "counter mode", the timer registers are incremented during the falling transition on their corresponding input pins: T0 or T1. The input pins are sampled at every CLK period.

5.1 Timers 0, 1

5.1.1 Overview

The Timer0, 1 pin functionalities are described in the following table. All pins are unidirectional. There are no tri-state output pins and internal signals.

Timer0 and Timer 1 are fully compatible with the standard 8051 timers. Each timer consists of two 8-bit registers, TH0 (0x8C) and TL0 (0x8A), TH1 (0x8D) and TL1 (0x8B). The timers work in four modes which are described below.

Figure 5.1 Timer0, 1 Control Mode Register

Note: GATE - Gating control

- 1: Timer x is enabled while GATEx pin is at high and TRx control b it is set
- 0: Timer x is enabled while TRx control bit is set

CT - Counter or timer select bit

- 1: Counter mode, Timer x clock source from Tx pin
- 0: Timer mode, internally clocked
- M1, M0 Mode select bits

TCON (0x88)

Figure 5.2 Timer0, 1 Configuration Register

Note: TR0 - Timer0 run control bit

1: Enabled

0: Disabled

TR1 - Timer 1 run control bit

- 1: Enabled
- 0: Disabled

External input pins, GATE0 and GATE1, can be programmed to function as a gate to facilitate pulse width measurements.

5.1.2 Interrupts

Timer0, 1 interrupt related bits are shown below. An interrupt can be toggled by the IE register, and priorities can be configured in the IP register.

Figure 5.3 Interrupt Enable Register

Note: EA - Enable global interrupts

ET0 - Enable Timer0 interrupts

ET1- Enable Timer1 interrupts

PT1 - Enable Timer0 interrupts

Unimplemented bit - Read as 0 or 1

Figure 5.5 Timer0, 1 Configuration Register

Note: TF0 - Timer0 interrupt (overflow) flag. Automatically cleared when proce ssor branches to interrupt routine

TF1 - Timer1 interrupt (overflow) flag. Automatically cleared when proces sor branches to interrupt routine

All of the bits which generate interrupts can be set or cleared by software, with the same result by hardware. That is, interrupts can be generated or cancelled by software.

Table 5.3 Timer0, 1 interrupts

5.1.3 Timer0 – Mode0

The Timer0 register is configured as a 13-bit register (8bit: Timer, 5bit: prescaler). As the all counts (valid bits) roll over from 1 to 0, Timer0 interrupt flag TF0 is set. The timer starts counting when TCON.4 =1 and either TMOD.3 = 0 or GATE0 = 1. By setting TMOD.3 = 1, the external input GATE0 can control Timer0 to manage the pulse width measurements. The 13 bit register consists of 8 bits TH0 and 5 bits of TL0. The upper 3 bits of TL0 should be ignored. Refer to the following Figure for details.

Figure 5.6 Timer Counter0, Mode0: 13-Bit Timer/Counter

5.1.4 Timer0 – Mode1

Mode1 is the same as Mode0, except that the timer register is running with all 16 bits. Mode1 is shown in the Figure below.

Figure 5.7 Timer/Counter0, Mode1: 16-Bit Timer/Counter

5.1.5 Timer0 – Mode2

Mode2 configures the timer register as a 8-bit counter TL0 with automatic reload as shown in the Figure below. During an overflow from TL0, it sets TF0 and reloads the contents of TH0 into TL0. TH0 remains unchanged after the reload is completed.

Figure 5.8 Timer/Counter0, Mode2: 8-Bit Timer/Counter with Auto-Reload

5.1.6 Timer0 – Mode3

In this mode, the TL0 and TH0 are divided into two separate counters. The following Figure shows the logic for Timer0 running in Mode3. The TL0 uses the Timer0 control bits: C/T, GATE, TR0, GATE0 and TF0. And the TH0 is locked into a timer function and uses TR1 and TF1 flags from Timer 1 and controls Timer 1 interrupt. Mode3 is used in applications which require an extra 8-bit timer/counter. When Timer0 is in Mode3, Timer 1 can be turned on/off by switching itself into Mode3, or can still be used by the serial channel as a baud rate generator, or in any application where interrupt from Timer 1 is not required.

Figure 5.9 Timer/Counter0, Mode3: Two 8-Bit Timers/Counters

5.1.7 Timer1 – Mode0

In this mode, the Timer1 register is configured as a 13-bit register (8bit: Timer, 5bit: prescaler). As the all counts (valid bits) roll over from 1 to 0, Timer 1 interrupt flag TF1 is set. The counted input is enabled to Timer 1 when $TCON.6 = 1$ and either $TMOD.6 = 0$ or $GATE1 = 1$. (Setting TMOD.7 = 1 allows Timer 1 controlled by external input GATE1, to facilitate pulse width measurements). The 13-bit register consists of 8 bits TH1 and the lower 5 bits of TL1. The upper 3 bits of TL1 are indeterminate and should be ignored. Refer to the following Figure for detail.

Figure 5.10 Timer/Counter1, Mode0: 13-Bit Timer/Counter

5.1.8 Timer1 – Mode1

Mode1 is the same as Mode0, except that the timer register is running with all 16 bits. Mode1 is shown in the Figure below.

Figure 5.11 Timer/Counter1, Mode1: 16-Bit Timers/Counters

5.1.9 Timer1 – Mode2

Mode2 configures timer register as 8-bit counter TL1, with automatic reload as shown in Figure below. Overflow from TL1 only sets TF1, but also automatically reloads TL1 with the contents of TH1. The reload leaves TH1 unchanged.

Figure 5.12 Timer/Counter1, Mode2: 8-Bit Timer/Counter with Auto-Reload

5.1.10 Timer1 – Mode3

Timer1 in Mode3 holds counting. The effect is the same as setting TR1 = 0 because it is used for Timer0-Mode3. For more detail, please refer to the section 5.1.6 'Timer0-Mode3'.

5.2 Timer2

5.2.1 Overview

The Timer2 pin functionalities are described in the following table. All pins are unidirectional. There are no tri-state output pins and internal signals.

Table 5.5 Timer2 Modes

1: UART transmitter is clocked by Timer2 overflow pulses

EXEN2 - Enable T2EX pin functionality

- 0: Ignore T2EX events
- 1: Allow capture or reload as a result of T2EX pin falling edge
- TR2 Start/Stop Timer2
	- 0: Stop
	- 1: Start
- CT2 Timer/Counter select
	- 0: Internally clocked timer
	- 1: External event counter. Clock source is T2 pin
- CPRL2 Capture/Reload select
	- 0: Automatic reload occurs when Timer2 overflow or falling edge of the T2EX pin with EXEN2=1. When RCLK or TCLK is set, this bit is ignored and automatic reload when Timer2 overflows.
	- 1: On the falling edge of T2EX pin, capture is activated when EXEN $2=1.$

Figure 5.14 Timer/Counter2, 16-Bit Timer/Counter with Auto-Reload

5.2.2 Interrupts

The interrupt bits for Timer2 are shown below. An interrupt can be toggled by the IE register, and priorities can be configured by the IP register.

WIZnet

Note: EA - Enable global interrupts

ET2 - Enable Timer2 interrupts

Note: PT2 - Timer2 interrupt priority level control (high level at 1) Unimplemented bit - Read as 0 or 1

Note: TF2 – Timer2 interrupt (overflow) flag. It must be cleared by software. T his flag will not be set when either RCLK or TCLK is set.

Figure 5.18 Timer/Counter2, 16-Bit Timer/Counter with Capture Mode

All of the bits that generate interrupts can be set or cleared by software, with the same result by hardware. That is, interrupts can be generated or cancelled by software.

Interrupt is generated at the falling edge of T2EX pin with EXEN2 bit enabled.

Using the 0x2B vector, EXF2 is set by this interrupt, but the TF2 flag remains unchanged.

Figure 5.19 Timer2 for Baud Rate Generator Mode

6 UART

The UART of W7100A operates in full duplex mode which is capable of receiving and transmitting at the same time. Since the W7100A is double-buffered, the receiver is capable of receiving data while the first byte of the buffer is not read. During a read operation, the SBUF reads from the receive register. On the other hand, SBUF loads the data into the transmit register during a send operation. The UART has 4 different modes which include one in synchronous mode and three in asynchronous modes. Modes 2 and 3 include a special feature for multiprocessor communication. This feature is enabled by setting the SM2 bit in the SCON register. The master processor sends out the first address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With $SM2 = 1$, no slave will be interrupted by a data byte, while an address byte will interrupt all slaves. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that were not being addressed leave their SM2 set and ignore the incoming data.

The pin functionalities of UART are described in the following table.

Table 6.1 UART Pin Description

The UART of W7100A is fully compatible with the standard 8051 UART. The UART related registers are: SBUF (0x99), SCON (0x98), PCON (0x87), IE (0xA8) and IP (0xB8). The UART data buffer (SBUF) consists of two registers: transmit and receive. When data is written into the SBUF transmit register, the sending process begins. Similarly, data is read from the receive register during the receiving process.

- REN '1' : enable serial receive
	- '0': disable serial receive
- TB8 The 9th transmitted data bit in Modes 2 and 3. This bit is enabled depending on the MCU's operation (parity check, multiprocessor communication, etc.),
- RB8 In Modes 2 and 3, it is the 9th bit of data received. In Mode1, if S M2 is 0, RB08 is a stop bit. In Mode0, this bit is not used.

The UART modes are presented in the table below.

The UART baud rates are presented below.

Table 6.3 UART Baud Rates

Mode	Baud Rate							
Mode0	$f_{\rm osc}/12$							
Mode1,3	Time1 overflow rate or Timer2 overflow rate							
Mode ₂	$SMOD0 = 0$ $f_{osc}/64$							
	SMOD0 = 1 $f_{osc}/32$							

The SMOD0 bit is located in the PCON register.

Figure 6.3 UART Bits in Power Configuration Register

Note: SMOD0 - Bit for UART baud rate

Unimplemented bit - Read as 0 or 1

Bits 2-0 must be written as 0

6.1 Interrupts

UART interrupt related bits are shown below. An interrupt can be toggled by the IE register, and priorities can be configured by the IP register.

Note: ES - RI & TI interrupt enable flag

Figure 6.5 UART Bits in Interrupt Priority Register

Note: SMOD0 - Bit for UART baud rate

Unimplemented bit - Read as 0 or 1

Figure 6.6 UART Configuration Register

Note: TI – Transmit interrupt flag, automatically set after completion of a serial transfer. It must be cleared by software.

 RI – Receive interrupt flag, automatically set after completion of a serial reception. It must be cleared by software.

All of the bits that generate interrupts can be set or cleared by software, with the same result by hardware. That is, interrupts can be generated or cancelled by software.

6.2 Mode0, Synchronous

TXD output is a shift clock. The baud rate is fixed at 1/12 of the CLK clock frequency. Eight bits are transmitted with LSB first. Reception is initialized by setting the flags in SCON as follows: $RI = 0$ and $REN = 1$.

Figure 6.7 Timing Diagram for UART Transmission Mode0 (clk = 88.4736 MHz)

6.3 Mode1, 8-Bit UART, Variable Baud Rate, Timer 1 or 2 Clock Source

The pin RXD serves as an input while TXD serves as an output for the serial communication. 10 bits are transmitted in the following sequence: a start bit (always 0), 8 data bits (LSB first), and a stop bit (always 1). During data reception, a start bit synchronizes the transmission. Next, the 8 data bits can be accessed by reading SBUF, and the stop bit triggers the flag RB08 in SFR SCON (0x98). The baud rate is variable and dependent on Timer 1 or Timer 2 mode. To enable Timer 2 clocking, set the TCLK and RCLK bits which are located in the T2CON (0xC8) register.

Figure 6.8 Timing Diagram for UART Transmission Mode1

6.4 Mode2, 9-Bit UART, Fixed Baud Rate

This mode is almost identical to Mode1 except that the baud rate is fixed at 1/32 or 1/64 of CLK clock frequency, and 11 bits are transmitted or received in the following sequence: A start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). The 9th bit can be used to control the parity of the UART interface. During a transmission, the TB08 bit in SCON is outputted as the 9th bit. While receiving data, the 9th bit changes the RB08 bit in SCON.

tx_clk SBUF_write											
send SBUF_shift											
RXD TXD t1	START	D ₀	o.	DZ.	D3	D٩	D ₅	D6	o	TBB	STOP

Figure 6.9 Timing Diagram for UART Transmission Mode2

The only difference between Mode2 and Mode3 is the baud rate in Mode3 is variable. Data reception is enabled when REN = 1. The baud rate is variable and dependent on Timer 1 or Timer 2 mode. To enable Timer 2 clocking, set the TCLK and RCLK bits which are located in the T2CON (0xC8) register.

$1x_c$ cik SBUF_write											
send SBLF_shift											
RXD TXD t1	START	D ₀	D	DZ.	03	D4	D ₅	D6	D.	TBB	STOP

Figure 6.10 Timing Diagram for UART Transmission Mode3

6.6 Examples of Baud Rate Setting

Note: Baud Rate calculation formula

Using Timer1 - Baud Rate = $(2^{5MOD} / 32)^*$ (Clock Frequency / 12 $(256 - TH1)$)

Using Timer2 - Baud Rate = Clock Frequency / (32 * (65536 - (RLDH, RLDL)))

WIZnet

7 Watchdog Timer

7.1 Overview

The Watchdog Timer is driven by the main system clock that is supplied by a series of dividers as shown in the Figure below. The divider output is selectable and determines the timeout intervals. When the timeout is reached, an interrupt flag will be set, and if enabled, a reset will be occurred. When interrupt enable bit and global interrupt are enabled, the interrupt flag will activate the interrupts. The reset and interrupt are completely discrete functions that may be acknowledged separately, together or even ignored depending on the application.

Figure 7.1 Watchdog Timer Structure

7.2 Interrupts

Watchdog interrupt related bits are shown below. An interrupt can be turned on/off by the IE (0xA8) and EIE (0xE8) registers, and high/low priorities can be set in the EIP EIP (0xF8) register. The IE contains global interrupt system disable (0) / enable (1) bit called EA.

Figure 7.3 Extended Interrupt Enable Register

Note: EA - Enable global interrupt

EWDI - Enable Watchdog interrupt

WIZnet

- - - - WDIF WTRF EWT RWT 0x00

Figure 7.5 Watchdog Control Register

Note: WDIF - Watchdog Interrupt Flag. WDIF in conjunction with Enable Watchd og Interrupt bit (EIE.4) and EWT, indicates if a watchdog timer e vent has occurred and what action should be taken. This bit mu st be cleared by software before exiting the interrupt service ro utine or another interrupt is generated. Setting WDIF in software will generate a watchdog interrupt if enabled. User must use 'Ti med **Access Register**' when clear this WDIF bit. Please refer to the section 7.8 '**Timed Access**' procedure.

All of the bits that generate interrupts can be set or cleared by software, with the same result by hardware. That is, interrupts can be generated or cancelled by software.

7.3 Watchdog Timer Reset

The Watchdog Timer reset operates as follows. Once the timeout interval is initialized, the system restarts the Watchdog first by using RWT. Then, the reset mode is enabled by the EWT (Enable Watchdog Timer reset = WDCON.1) bit. Before the timer reaches the user selected terminal value, the software can set the RWT (Reset Watchdog Timer = WDCON.0) bit. If RWT is set before the timeout is reached, the timer will start over. If the timeout is reached without RWT being set, the Watchdog will reset the MCU. The Hardware automatically clears RWT after sets the RWT by software. When a reset occurs, the WTRF (Watchdog Timer reset Flag = WDCON.2) will automatically set to indicate the cause of the reset; however, software must clear this bit manually. Do not use the watchdog timer reset, because it can cause the abnormal operation the RESET. Instead, we recommend you to use watchdog timer interrupt.

7.4 Simple Timer

The Watchdog Timer is a free running timer. In timer mode with reset disabled (EWT = 0) and interrupt functions disabled (EWDI = 0), the timer counts up to pre-programmed interval in WD[1:0] which will enable the Watchdog interrupt flag. By resetting the RWT bit, this timer can operate in polled timeout mode. The WDIF bit can be cleared by software or reset. The Watchdog interrupt is available for application which requires a long timer. The interrupt is enabled by using the EWDI (Enable WatchDog timer Interrupt = EIE.4) bit. When a timeout occurs, the Watchdog Timer will set the WDIF bit (WDCON.3), and an interrupt will occur if the global interrupt enable (EA) is set. **Note that WDIF is set to 512 clocks before a potential Watchdog reset.** The Watchdog interrupt flag indicates the source of the interrupt, and must be cleared by software. When the Watchdog interrupt is used properly, the Watchdog reset allows the interrupt software to monitor the system for any errors.

7.5 System Monitor

If the EWT bit of WDCON was set, W7100A will reset when a Watchdog timeout occurs. User can use the Watchdog timer as a system monitor using this function. For example, assuming that an unexpected code was running, there is no RWT clear routine because this code is not designed by user; resulting a Watchdog timeout to occur, and the W7100A will reset. User can escape unexpected state by using this method.

7.6 Watchdog Related Registers

The Watchdog Timer has several SFR bits that are used during its operation. These bits can be utilized as a reset source, interrupt source, software polled timer or any combination of the three. Both the reset and interrupt have status flags. The Watchdog also has a bit which restarts the timer. The table below shows the bit locations with descriptions.

The Watchdog Timer is not disabled during a Watchdog timeout reset, but it restarts the timer. Control bits that support Watchdog operation are described in next subsections.

WIZnet

7.7 Watchdog Control

Watchdog control bits are described below. Please note that access (write) to this register has to be performed using '7.8 **Timed Access Registers'** procedure.

The table below summarizes Watchdog control bits and the functions.

Table 7.3 Watchdog Bits and Actions

Access procedure.

7.7.1 Clock Control

The Watchdog timeout selection is made using bits WD[1:0] as shown in the Figure below.

Figure 7.7 Clock Control register – Watchdog bits

Clock control register CKCON(0x8E) contains WD[1:0] bits to select Watchdog Timer timeout period. The Watchdog is clocked directly from the CLK pin. The Watchdog has four timeout selections based on the input CLK clock frequency as shown in the Figure 7.1. The selections are a pre-selected number of clocks.

*W7100A clock frequency = 88.4736MHz

Table 7.4 Watchdog Intervals

WD[1:0]	Watchdog Interval	Number of Clocks
00	217	131072
01	2^{20}	1048576
10	223	8388608
11	2^{26}	67108864

Note that the time period shown above is for the interrupt events. When the reset is enabled, it will activate 512 clocks later regardless of the interrupt. Therefore, the actual Watchdog timeout is the number of clocks chosen from Watchdog intervals plus 512 clocks (always CLK pin).

7.8 Timed Access Registers

Since the WDCON is timed access register, user must use following procedure when set a value to WDCON. TA is an SFR addressed 0xC7.

MOV TA, #0xAA

MOV TA, #0x55

;Any direct addressing instruction writing timed access register

User always use this sequence every setting the WDCON

Table 7.5 Timed Access Registers

Register name Description

WDCON(0xD8) Watchdog configuration

8 TCPIPCore

8.1 Memory Map

TCPIPCore is composed of Common Register, SOCKET Register, TX Memory, and RX Memory as shown below.

Figure 8.1 TCPIPCore Memory Map

8.2 Registers list

8.2.1 Common Registers

8.2.2 SOCKET Registers

WIZnet

WIZnet

WIZnet

8.3 Register Description

8.3.1 Mode Register

MR (Mode Register) [R/W] [0xFE0000] [0x00]

This register is used for S/W reset, ping block mode and PPPoE mode.

WIZnet

GAR (Gateway IP Address Register) [R/W] [0xFE0001 – 0xFE0004] [0x00]

This Register sets up the default gateway address.

Ex) In case of "192.168.0.1"

SUBR (Subnet Mask Register) [R/W] [0xFE0005 – 0xFE0008] [0x00]

This register sets up the subnet mask address.

Ex) In case of "255.255.255.0"

SHAR (Source Hardware Address Register) [R/W] [0xFE0009 – 0xFE000E] [0x00]

This register sets up the Source Hardware address.

Ex) In case of "00.08.DC.01.02.03"

SIPR (Source IP Address Register) [R/W] [0xFE000F – 0xFE0012] [0x00]

This register sets up the Source IP address.

Ex) In case of "192.168.0.2"

IR (Interrupt Register) [R] [0xFE0015] [0x00]

This register is accessed by the MCU of W7100A to determine the cause of an interrupt. As long as any IR bit is set, the INT5(nINT5: TCPIPcore interrupt) signal is asserted low, and it will not go high until all bits is cleared in the **Interrupt Register**.

IMR (Interrupt Mask Register) [R/W] [0xFE0016] [0x00]

The Interrupt Mask Register is used for masking interrupts. Each interrupt mask bit corresponds to a bit in the Interrupt Register2 (IR2). If an interrupt mask bit is set, an interrupt will be issued whenever the corresponding bit in the IR2 is set. If the bit of IMR is set as '0', corresponding interrupt will not be triggered by the enabled bit in the IR2.

RTR (Retry Time-period Register) [R/W] [0xFE0017 – 0xFE0018] [0x07D0]

This register sets the period of timeout. Value 1 means 100us. The default timeout is 200ms which has a value of 2000 (0x07D0).

Re-transmission will occur if there is no response or response is delayed from the remote

peer.

RCR (Retry Count Register) [R/W] [0xFE0019] [0x08]

This register sets the number of re-transmission. If retransmission occurs more than the number of retries recorded in RCR, a Timeout Interrupt will occur. (TIMEOUT bit of SOCKET *n* Interrupt Register (Sn_IR) is set as '1')

In TCP communication, the value of Sn_SR is changed to 'SOCK_CLOSED' at the same time with Sn_IR(TIMEOUT) = '1'. Not in TCP communication, only Sn_IR(TIMEOUT) = '1'.

The timeout of W7100A can be configurable with RTR and RCR. W7100A's timeout has ARP and TCP retransmission timeout.

At the ARP(Refer to RFC 826, [http://www.ietf.org/rfc.html\)](http://www.ietf.org/rfc.html) retransmission timeout, W7100A automatically sends ARP-request to the peer's IP address in order to acquire MAC address information (used for communication of IP, UDP, or TCP). As waiting for ARP-response from the peer, if there is no response during the time set in RTR, timeout occurs and ARPrequest is re-transmitted. It is repeated as many as 'RCR + 1' times.

Even after ARP-request retransmissions are repeated 'RCR + 1' times, if there is no ARPresponse, the final timeout occurs and Sn_IR(TIMEOUT) becomes '1'.

The value of final timeout (ARP_{TO}) of ARP-request is as below.

ARPTO = (RTR X 0.1ms) X (RCR + 1)

During the TCP packet retransmission timeout, W7100A transmits TCP packets (SYN, FIN, RST, DATA packets) and waits for the acknowledgement (ACK) during the time set in RTR and RCR. If there is no ACK from the peer, timeout occurs and TCP packets (sent earlier) are retransmitted. The retransmissions are repeated as many as 'RCR + 1' times. Even after TCP packet retransmissions are repeated 'RCR +1' times, if there is no ACK from the peer, final timeout occurs and Sn_SSR is changed to 'SOCK_CLOSED" at the same time with Sn $IR(TMEOUT) = '1'$

The value of final timeout (TCP_{TO}) of TCP packet retransmission can be calculated as below,

$$
\mathsf{TCP}_{\mathsf{TO}} = (\sum_{N=0}^{M} (\mathsf{RTR} \times 2^N) + ((\mathsf{RCR}\text{-}M) \times \mathsf{RTR}_{\mathsf{MAX}})) \times 0.1 \text{ms}
$$

\n
$$
\vdots \quad \text{Retransmission count}, \quad 0 \leq N \leq M
$$

\n
$$
\vdots \quad \text{Minimum value when } \mathsf{RTR} \times 2^{(M+1)} > 65535 \text{ and } 0 \leq M \leq \mathsf{RCR}
$$

 RTR_{MAX} : RTR X 2^M

Ex) When RTR = $2000(0x07D0)$, RCR = $8(0x0008)$, $ARP_{TO} = 2000 X 0.1ms X 9 = 1800ms = 1.8s$

WIZnet

 $TCP_{TO} = (0x07D0 + 0x0FA0 + 0x1FA0 + 0x3E80 + 0x7D00 + 0xFA00 + 0xFA00 + 0xFA00 + 0xFA00) \times 0.1ms$

- $= (2000 + 4000 + 8000 + 16000 + 32000 + ((8 4) X 64000)) X 0.1 \text{ms}$
- $= 318000 \times 0.1 \text{ms} = 31.8 \text{s}$

PATR (Authentication Type in PPPoE mode) [R] [0xFE001C-0xFE001D] [0x0000]

This register notifies the type of authentication used to establish the PPPoE connection. W7100A supports two types of Authentication method - PAP and CHAP.

PPPALGO (Authentication Algorithm in PPPoE mode)[R][0xFE001E][0x00]

This register notifies the authentication algorithm used for the PPPoE connection. For detail information, please refer to PPPoE application note.

PTIMER (PPP Link Control Protocol Request Timer Register) [R/W] [0xFE0028] [0x28]

This register indicates the duration of LCP Echo Request being sent. Value 1 is about 25ms.

- Ex) in case that PTIMER is 200,
	- 200 $*$ 25(ms) = 5000(ms) = 5 seconds

PMAGIC (PPP Link Control Protocol Magic number Register) [R/W] [0xFE0029][0x00]

This register is used in the Magic number option during LCP negotiation. Refer to the application note of W5100, *"How to connect ADSL"*.

VERSIONR (W7100A Chip Version Register)[R][0xFE001F][0x02]

This register is W7100A chip version register.

INTLEVEL (Interrupt Low Level Timer Register)[R/W][0xFE0030 – 0xFE0031][0x0000]

The INTLEVEL register sets the Interrupt Assert wait time(I_{AWT}). It configures internal INT5 signal Low Assert waiting time until next interrupt. If user wants to use TCP/IP Core interrupt, INTLEVEL register must be set higher than 0x2B00. Or the TCP/IP Core interrupt can be ignored.

IAWT = (INTLEVEL0 + 1) * PLL_CLK (when INTLEVEL0 > 0)

WIZnet PLL_CLK IR2 S0_IR S1_IR $0x0000 \times 0x0001 \times 0x0003 \times 0x0002$ 0x04 0x00 0x01 0x00 0x00 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0x0003 INT5 a. b. c. Canadian in the set of the set -I_{AWT}

- a. At the socket 0, assume an interrupt occurs $(SQ_R(3) = '1')$ and corresponding IR2 bit is set as '1' ($IR(SO_R) = '1'$). Then the internal INT5 signal is asserted low.
- b. Also assume an interrupt continually occurs $(S1_R(0) = '1')$ on the socket1 and corresponding IR bit set as '1' $(IR(S1_R) = '1')$.
- c. When the Host clears $SO_{I}IR(S0_{I}R = 0x00)$, the corresponding IR2 bit is also cleared $(IR(SO_R) = '0')$. Internal INT5 signal will be de-asserted high(deactivated) from low(activaed).
- d. When the S1_IR is cleared, but the corresponding IR2 is not 0x00 because of socket1 interrupt, internal INT5 signal should be asserted low.

However, as INTLEVEL is 0x000F, the internal INT5 signal is asserted after the $I_{AWT}(16)$ PLL_CLK) time.

IR2 (W7100A SOCKET Interrupt Register)[R/W][0xFE0034][0x00]

IR2 is a Register which notifies the host that a W7100A SOCKET interrupt has occurred. When an interrupt occurs, the related bit in IR2 is enabled. In this case, the INT5 (nINT5: TCPIPcore interrupt) signal is asserted low until all of the bits of IR2 is '0'. Once the IR2 register is cleared out by using the Sn_IR bits, the INT5 signal is asserted high.

8.3.2 SOCKET Registers

Sn_MR (SOCKET *n* **Mode Register)[R/W][0xFE4000 + 0x100n][0x0000]**

This register configures the protocol type or option of SOCKET *n*.

Sn_CR (SOCKET *n* **Command Register)[R/W][0xFE4001 + 0x100n][0x00]**

This is used to set the command for SOCKET *n* such as OPEN, CLOSE, CONNECT, LISTEN, SEND, and RECEIVE. After W7100A identifies the command, the Sn_CR register is automatically cleared to 0x00. Even though Sn_CR is cleared to 0x00, the command is still being processed. To verify whether the command is completed or not, please check the Sn_IR or Sn_SR registers.

Below commands are only valid for SOCKET 0 and S0_MR(P3:P0) = S0_MR_PPPoE.

For more detail refer to the W5100 application note "How to use ADSL".

Sn_IR (SOCKET *n* **Interrupt Register)[R/W][0xFE4002 + 0x100n][0x00]**

Sn_IR register provides information such as the type of interrupt (establishment, termination, receiving data, timeout) used in SOCKET *n*. When an interrupt occurs and the mask bit of Sn_IMR is '1', the interrupt bit of Sn_IR becomes '1'.

In order to clear the Sn_IR bit, the host should write the bit as '1'. When all the bits of Sn_IR is cleared ('0'), IR(*n*) is automatically cleared. It occurs the INT5 signal (nINT5: TCPIPCore interrupt) to MCU.

Sn_IMR (SOCKET *n* **Interrupt Mask Register)[R/W][0xFE402C + 0x100n][0xFF]**

It configures the interrupt of SOCKET *n* so as to notify to the host. Interrupt mask bit of Sn_IMR corresponds to interrupt bit of Sn_IR. If interrupt occurs in any SOCKET and the bit is set as '1', its corresponding bit of Sn_IR is set as '1'. When the bits of Sn_IMR and Sn_IR are '1', IR(*n*) becomes '1'. At this time, if IMR(*n*) is '1', the interrupt is issued to the host. ('/INT' signal is asserted low)

Sn_SR (SOCKET *n* **Status Register)[R][0xFE4003 + 0x100n][0x00]**

This register provides the status of SOCKET *n*. SOCKET status are changed when using the Sn_CR register or during packet transmission/reception.

The table below describes the different states of SOCKET *n*

Below table shows the temporary status which can be observed when changing the Sn_SR.

Figure 8.2 SOCKET *n* Status transition

Sn_PORT (SOCKET *n* **Source Port Register)[R/W][(0xFE4004 + 0x100n) – (0xFE4005 + 0x100n)][0x0000]**

It sets source port number.

It is valid when SOCKET *n* is used as TCP or UDP mode, and ignored when used as other modes.

It should be set before OPEN command.

Ex) In case of SOCKET 0 port = $5000(0x1388)$, configure as below,

0xFE4004 0xFE4005

0x13 0x88

Sn_DHAR (SOCKET *n* **Destination Hardware Address Register)[R/W][(0xFE4006 + 0x100n) – (0xFE400B + 0x100n)][FF.FF.FF.FF.FF.FF]**

It sets or is set as destination hardware address of SOCKET *n*. Also, if SOCKET 0 is used for PPPoE mode, S0_DHAR sets as PPPoE server hardware an address that is already known.

When using SEND MAC command at the UDP or IPRAW mode, it sets the destination hardware address of SOCKET *n*. At the TCP, UDP and IPRAW mode, Sn_DHAR is set as destination hardware address that is acquired by ARP-process of CONNECT or SEND command. The host can acquire the destination hardware address through Sn_DHAR after successfully performing CONNET or SEND command.

When using PPPoE-process of W7100A, PPPoE server hardware address is not required to be set.

However, even if PPPoE-process of W7100A is not used, but implemented by yourself with MACRAW mode, in order to transmit or receive the PPPoE packet, PPPoE server hardware address(acquired by your PPPoE-process), PPPoE server IP address, and PPP session ID should be set, and MR(PPPoE) also should be set as '1'.

S0_DHAR sets the PPPoE server hardware address before the OPEN command. PPPoE server hardware address which is set by S0_DHAR is applied to PDHAR after performing the OPEN command. The configured PPPoE information is internally valid even after the CLOSE command.

EX) In case of SOCKET 0 Destination Hardware address = 00.08.DC.01.02.10, config uration is as below,

Sn_DIPR (SOCKET *n* **Destination IP Address Register)[R/W][(0xFE400C + 0x100n) – (0xFE400F + 0x100n)][00.00.00.00]**

It sets or is set as destination IP address of SOCKET *n*. If SOCKET 0 is used as PPPoE mode, S0 DIPR0 sets PPPoE server with an IP address that is already known.

It is valid only in TCP, UDP, IPRAW or PPPoE mode, but ignored in MACRAW mode.

In the TCP mode, when operating as "TCP CLIENT" it sets the IP address of the "TCP SERVER" before performing the CONNECT command and when operating as "TCP SERVER", it internally sets the IP address of the "TCP CLIENT" after successfully establishing connection.

In UDP or IPRAW mode, set the destination IP address in the Sn_DIPR for transmitting UDP or IPRAW DATA packets before performing SEND or SEND_MAC command. At the PPPoE mode, S0 DIPR sets as PPPoE server IP address that is already known.

Ex) In case of SOCKET 0 Destination IP address = 192.168.0.11, configure as below,

Sn_DPORT (SOCKET *n* **Destination Port Register)[R/W][(0xFE4010 + 0x100n) – (0xFE4011 + 0x100n)][0x0000]**

The destination port number is set in the Sn_DPORT of SOCKET *n*. If SOCKET 0 is used as PPPoE mode, S0_DPORT0 sets PPP session ID that is already known.

It is valid only in TCP, UDP or PPPoE mode, and ignored in other modes.

At the TCP mode, when operating as "TCP CLIENT", it listens for the port number of the "TCP SERVER" before performing the CONNECT command.

At the UDP mode, the destination port number is set in the Sn_DPORT to be used for transmitting UDP DATA packets before performing SEND or SEND_MAC command.

At the PPPoE mode, the PPP session ID that is already known is set in the S0_DPORT. PPP session ID (set by S0_DPORT0) is applied to PSIDR after performing the OPEN command.

Ex) In case of SOCKET 0 Destination Port = $5000(0x1388)$, configure as below,

Sn_MSSR (SOCKET *n* **Maximum Segment Size Register)[R/W][(0xFE4012 + 0x100n) – (0xFE4013 + 0x100n)][0x0000]**

It sets the MTU (Maximum Transfer Unit) of SOCKET *n* or notifies the MTU that is already set. It supports TCP or UDP mode. When using PPPoE (MR(PPPoE)='1'), the MTU of the TCP or UDP mode is assigned in the range of the MTU of PPPoE.

At the IPRAW or MACRAW, MTU is not processed internally, but the default MTU is used. Therefore, when transmitting data bigger than the default MTU, the host should manually divide the data into the default MTU unit.

Reset value is 0 in the SOCKET initialization process, but the MSSR is changed to the smaller value between the user setting value and default value. If there is no user setting value, MSSR is changed to default value.

At the TCP or UDP mode, if transmitting data is bigger than the MTU, W7100A automatically divides the data into the MTU unit.

MTU is known as MSS in the TCP mode. By selecting from the Host-Written-Value and the peer's MSS, MSS is automatically set as the smaller value through the TCP connection process.

At the UDP mode, there is no connection-process of TCP mode, and Host-Written-Value is just used. When communicating with the peer having a different MTU, W7100A is able to receive ICMP (Fragment MTU) packets. So, the user should close the SOCKET, set FMTU as

Sn_MSSR and retry the communication with the OPEN command.

Ex) In case of SOCKET 0 MSS = $1460(0x05B4)$, configure as below,

Sn_PROTO (SOCKET *n* **Protocol Number Register)[R/W][0xFE4014 + 0x100n][0x00]**

It is a 1 byte register that sets the protocol number field of the IP header at the IP layer. It is valid only in IPRAW mode, and ignored in other modes. Sn_PROTO is set before OPEN command. When SOCKET *n* is opened in IPRAW mode, it transmits and receives the data of the protocol number set in Sn_PROTO. Sn_PROTO can be assigned in the range of 0x00 ~ 0xFF, but W7100A does not support TCP(0x06) and UDP(0x11) protocol number

Protocol number is defined in IANA(Internet assigned numbers authority). For the detail, refer to online document (<http://www.iana.org/assignments/protocol-numbers>).

Ex) Internet Control Message Protocol(ICMP) = 0x01, Internet Group Management Pr $otocol = 0x02$

Sn_TOS (SOCKET *n* **TOS Register)[R/W][0xFE4015 + 0x100n][0x00]**

It sets the TOS(Type of Service) field of the IP header at the IP layer. It should be set before the OPEN command. Refer to <http://www.iana.org/assignments/ip-parameters>.

Sn_TTL (SOCKET *n* **TTL Register)[R/W][0xFE4016 + 0x100n][0x80]**

It sets the TTL(Time To Live) field of the IP header at the IP layer. It should be set before the OPEN command. Refer to <http://www.iana.org/assignments/ip-parameters>.

Sn_RXMEM_SIZE (SOCKET *n* **Receive Memory Size Register)[R/W][0xFE401E + 0x100n][0x02]**

It configures the internal RX Memory size of each SOCKET. RX Memory size of each SOCKET is configurable in the size of 1, 2, 4, 8, 16Kbytes. 2Kbytes is assigned when reset. Sn_RXMEM_SIZE_{SUM}(sum of Sn_RXMEM_SIZE) of each SOCKET should be 16KB.

Ex1) SOCKET 0 : 8KB, SOCKET 1 : 2KB

WIZnet

Ex2) SOCKET 2 : 1KB, SOCKET 3 : 1KB

Ex3) SOCKET 4 : 1KB, SOCKET 5 : 1KB

Ex4) SOCKET 6 : 1KB, SOCKET 7 : 1KB

As shown above ex1) ~ ex4), total size of each SOCKET's RX memory (Sn_RXMEM_S IZE_{SUM}) is 16Kbytes.

Sn_TXMEM_SIZE (SOCKET *n* **Transmit Memory Size Register)[R/W][0xFE401F + 0x100n][0x02]**

It configures the internal TX Memory size of each SOCKET. TX Memory size of each SOCKET is configurable in the size of 1, 2, 4, 8, 16Kbytes. 2Kbytes is assigned when reset. Sn_TXMEM_SIZE_{SUM}(summation of Sn_TXMEM_SIZE) of each SOCKET should be 16KB.

Ex5) SOCKET 0 : 4KB, SOCKET 1 : 1KB

Ex6) SOCKET 2 : 2KB, SOCKET 3 : 1KB

Ex7) SOCKET 4 : 2KB, SOCKET 5 : 2KB

Ex8) SOCKET 6 : 2KB, SOCKET 7 : 2KB

0xFE461F 0xFE471F 0x02 0x02

As shown above $ex5$) ~ $ex8$), total size of each SOCKET's TX memory (Sn_TXMEM_S IZE_{SUM}) is 16Kbytes.

Sn_TX_FSR (SOCKET *n* **TX Free Size Register)[R][(0xFE4020 + 0x100n) – (0xFE4021 + 100n)][0x0000]**

It notifies the available size of the internal TX memory (the byte size of transmittable data) of SOCKET *n*. The host can't write data as a size bigger than Sn_TX_FSR. Therefore, be sure to check Sn_TX_FSR before transmitting data, and if your data size is smaller than or the same as Sn_TX_FSR, transmit the data with SEND or SEND_MAC command after copying the data.

At the TCP mode, if the peer checks the transmitted DATA packet (if DATA/ACK packet is received from the peer), Sn_TX_FSR is automatically increased by the size of that transmitted DATA packet. At the other modes, when Sn_IR(SENDOK) is '1', Sn_TX_FSR is automatically increased by the size of the transmitted data.

Ex) In case of 2048(0x8000) in S0_TX_FSR0

Sn_TX_RD (SOCKET *n* **TX Read Pointer Register)[R][(0xFE4022 + 0x100n) – (0xFE4023 + 0x100n)][0x0000]**

This register shows the address of the last transmission finishing in the TX memory. With the SEND command of SOCKET *n* Command Register, it transmits data from the current Sn_TX_RD to the Sn_TX_WR and automatically updates after transmission is finished. Therefore, after transmission is finished, Sn_TX_RD and Sn_TX_WR will have the same value. When reading this register, the user should read the upper bytes (0xFE4022, 0xFE4122, 0xFE4222, 0xFE4322, 0xFE4422, 0xFE4522, 0xFE4622, 0xFE4722) first and lower bytes (0xFE4023, 0xFE4123, 0xFE4223, 0xFE4323, 0xFE4423, 0xFE4523, 0xFE4623, 0xFE4723) later to get the correct value.

Sn_TX_WR (SOCKET *n* **TX Write Pointer Register)[R/W][(0xFE4024 + 0x100n) – (0xFE4025 + 0x100n)][0x0000]**

This register offers the location information of where the transmission data should be written. When reading this register, the user should read the upper bytes (0xFE4024, 0xFE4124, 0xFE4224, 0xFE4324, 0xFE4424, 0xFE4524, 0xFE4624, 0xFE4724) first and the lower bytes (0xFE4025, 0xFE4125, 0xFE4225, 0xFE4325, 0xFE4425, 0xFE4525, 0xFE4625, 0xFE4725) later to get the correct value.

WIZnet

Ex) In case of 2048(0x0800) in S0_TX_WR,

But this value itself is not the physical address to write. So, the physical address should be calculated as follows: (Refer to the W7100A Driver code)

- 1. SOCKET *n* TX Base Address (SBUFBASEADDRESS(*n*)) and SOCKETn TX Mask Address (SMASK(*n*)) are calculated on Sn_TXMEM_SIZE(*n*) value. Refer to the Pseudo code of the Initialization if detail is needed.
- 2. The bitwise-AND operation of two values and Sn_TX_WR and SMASK(*n*) gives the result of the offset address (dst_mask) in TX memory range of the SOCKET.
- 3. Two values dst_mask and SBUFBASEADDRESS(*n*) are added together to give the result of the physical address (dst_ptr).

Now, write the transmission data to dst_ptr as large as the user wants. (* There may be a case where it exceeds the TX memory of the upper-bound of the SOCKET while writing. In this case, write the transmission data to the upper-bound, and change the physical address to the SBUFBASEADDRESS(*n*). Next, write the rest of the transmission data.)

After that, be sure to increase the Sn_TX_WR value by the size of writing data. Finally, give the SEND command to Sn_CR (SOCKET *n* Command Register). Refer to the pseudo code of the transmission part on TCP Server mode if the detail is needed.

Sn_RX_RSR (SOCKET *n* **RX Received Size Register)[R][(0xFE4026 + 0x100n) – (0xFE4027 + 0x100n)][0x0000]**

It informs the user of the byte size of the received data in Internal RX Memory of SOCKET *n*. As this value is internally calculated with the values of Sn_RX_RD and Sn_RX_WR, it is automatically changed by RECV command of SOCKET *n* Command Register(Sn_CR) and receives data from the remote peer. When reading this register, the user should read the upper byte(0xFE4026, 0xFE4126, 0xFE4226, 0xFE4326, 0xFE4426, 0xFE4526, 0xFE4626,

WIZnet

0xFE4726) first and lower byte(0xFE4027, 0xFE4127, 0xFE4227, 0xFE4327, 0xFE4427, 0xFE4527, 0xFE4627, 0xFE4727) later to get the correct value.

Ex) In case of 2048(0x0800) in S0_RX_RSR,

The total size of this value can be decided according to the value of RX Memory Size Register.

Sn_RX_RD (SOCKET *n* **Read Pointer Register)[R/W][(0xFE4028 + 0x100n) – (0xFE4029 + 0x100n)][0x0000]**

This register offers the location information to read the receiving data. When reading this register, user should read the upper byte (0xFE4028, 0xFE4128, 0xFE4228, 0xFE4328, 0xFE4428, 0xFE4528, 0xFE4628, 0xFE4728) first and lower byte (0xFE4029, 0xFE4129, 0xFE4229, 0xFE4329, 0xFE4429, 0xFE4529, 0xFE4629, 0xFE4729) later to get the correct value.

Ex) In case of $2048(0x0800)$ in SO RX RD,

But this value itself is not the physical address to read. So, the physical address should be calculated as follows: (Refer to the W7100A Driver code)

- 1. SOCKET *n* RX Base Address (RBUFBASEADDRESS(*n*)) and SOCKET *n* RX Mask Address (RMASK(*n*)) are calculated on Sn_RXMEM_SIZE(*n*) value.
- 2. The bitwise-AND operation of two values, Sn_RX_RD and RMASK(*n*) gives the result of the offset address (src_mask), in the RX memory range of the SOCKET.
- 3. Two values src_mask and RBUFBASEADDRESS(*n*) are added together to give the result of the physical address(src_ptr).

Now, read the receiving data from src_ptr as large as the user wants. (* There may be a case where it exceeds the RX memory upper-bound of the SOCKET while reading. In this case, read the receiving data to the upper-bound, and change the physical address to the RBUFBASEADDRESS(*n*). Next, read the rest of the receiving data.)

After that, be sure to increase the Sn_RX_RD value by the size of the reading data. (* Must not increase more than the size of received data. So must check Sn_RX_RSR before receiving process.) Finally, give RECV command to Sn_CR(SOCKET *n* Command Register).

Refer to the pseudo code of the receiving part on TCP Server mode if the detail is needed.

Sn_RX_WR (SOCKET *n* **RX Write Pointer Register)[R/W][(0xFE402A + 0x100n) – (0xFE402B + 0x100n)][0x0000]**

This register offers the location information to write the receive data. When reading this register, the user should read upper bytes (0xFE402A, 0xFE412A, 0xFE422A, 0xFE432A,
0xFE442A, 0xFE452A, 0xFE462A, 0xFE472A) first and lower bytes (0xFE402B, 0xFE412B, 0xFE422B, 0xFE432B, 0xFE442B, 0xFE452B, 0xFE462B, 0xFE472B) later to get the correct value.

Ex) In case of 2048(0x0800) in S0_RX_WR,

Sn_FRAG (SOCKET *n* **Fragment Register)[R/W][(0xFE402D + 0x100n) – (0xFE402E + 0x100n)][0x4000]**

It sets the Fragment field of the IP header at the IP layer. W7100A does not support the packet fragment at the IP layer. Even though Sn_FRAG is configured, IP data is not fragmented, and not recommended either. It should be configured before performing OPEN command.

Ex) Sn_FRAG0 = $0x4000$ (Don't Fragment)

WIZnet

9 Functional Description

Since the W7100A internally contains the 8051 compatible **MCU** and TCP/IP core, it can run standalone without other devices to Ethernet application. In this section, both the initialization of the W7100A and the communication method for each protocol (TCP, UDP, IPRAW and MACRAW) based on Pseudo code will be introduced.

9.1 Initialization

The initialization of W7100A has three steps which setup the 8051 MCU, the network information and the internal TX/RX memory.

- **STEP 1 : Initializes MCU**
- 1. Interrupt setting

Set the enable / disable state of interrupt such as the general 8051. Detail information of the setting refers to the section 3 'Interrupt'.

2. Memory Access timing setting

The memory access timing can be set by using two registers which are CKCON (0x8E) and WTST (0x92) registers. The CKCON (0x8E) can control the data memory access timing and the WTST (0x92) can control the code memory access timing. Both two registers can set their value from 0 to 7. But in the W7100A, CKCON can set the value 1~7 and WTST can set the value 4~7 only. The other values of both registers are not used. If the user sets the value to an unused value, the W7100A cannot run properly. Detail information can be found in the section 2.5 'SFR definition'.

 Ex) Setting: interrupt disabled, 2 clocks access time with data memory, 7 clocks access time with code memory.

- 3. Serial baud rate, register and interrupt setting for serial communication
- 1) For the serial communication, related registers of W7100A should be set. The registers of W7100A for serial communication are TMOD, PCON and SCON as below.
	- ① TMOD(89H): Decide the timer/counter mode for serial communication.

M_1	M_0	Mode

Table 9.1 Timer / Counter Mode

② PCON(87H): Decide the SMOD bit which is the control flag of the serial transmission rate.

③ SCON(98H): For control and observe the UART.

Table 9.3 Mode of UART

SM2: Used in Mode2, 3. Assume that this bit set to 1, if the 9th bit of received data

bit is '1', receive the data. Or the bit is '0' ignore the data.

REN: Receive enable bit ('1'; Receive enable).

 TB_8 : In the mode2, 3, 8th bit of transmitted data.

 RB_8 : In the mode2, 3, 8th bit of received data.

TI: Transmission complete interrupt flag.

- RI: Reception complete interrupt flag.
- 2) Interrupt state should be set when initializing the serial communication.

Since the serial communication uses interrupt, user must disable the related interrupts when initializing the serial communication.

3) The baud rate should be set to the value which the user will use. Baud rate value for the

WIZnet

timer of W7100A refers to the section 6.6 'Examples of Baud Rate Setting'.

The calculation of baud rate for the timer is as below

① Calculation formula of timer1

TH1 = 256 – ((K * 88.4736MHz) / (384 * baud rate))

 $K = '1'$ at SMOD = '0', $K = '2'$ at SMOD = '1'

② Calculation formula of timer2

 $(RCAP2H, RCAP2L) = 65536 - (88.4736MHz / (32 * baud rate))$

Ex) Using timer mode2, SMOD = 1, Clock speed = 88.4736MHz, Baud rate = 115200.

4) If user uses TCPIP Core interrupt, the INTLEVEL register must be set to the value more than 0x2B00 because of internal TCPIP Core interrupt routine.

Ex) Set the INTLEVEL register to 0x2B00

STEP 2 : Setting Network Information

1. Basic network information setting for communication:

It must be set the basic network information.

① SHAR(Source Hardware Address Register)

It is prescribed that the source hardware addresses, which is set by SHAR, use unique hardware addresses (Ethernet MAC address) in the Ethernet MAC layer. The IEEE manages the MAC address allocation. The manufacturer which produces the network device allocates the MAC address to product.

Details on MAC address allocation refer to the website as below.

<http://www.ieee.org/>., <http://standards.ieee.org/regauth/oui/index.shtml>

② GAR(Gateway Address Register)

③ SUBR(Subnet Mask Register)

④ SIPR(Source IP Address Register)

WIZnet

2. Set the retransmission time & count when the packet transmission fails.

To set the retransmission time, the registers should be set as below.

①RTR(Retry Time-value Register), In the RTR, '1' means '100us'.

②RCR(Retry Count Register)

STEP 3 : Allocation Internal TX/RX Memory for SOCKET *n*

Total configurable maximum size of TX, RX memory is 16 Kbytes. User can freely set the memory size to 1KB, 2KB, 4KB, 8KB and 16KB within 16Kbytes each 8 sockets. But the sum of TX or RX memory cannot be set more than 16Kbytes. (TX $_{max}$ = 16KB, RX $_{max}$ = 16KB)

```
In case of, assign 2KB rx, tx memory per SOCKET 
{ 
gS0_RX_BASE = 0xFE0000(Chip base address) + 0xFEC000(Internal RX buffer address); // Set
base address of RX memory for SOCKET 0 
Sn_RXMEM_SIZE(ch) = (uint8 *) 2; // Assign 2K rx memory per SOCKET
gS0_RX_MASK = 2K – 1; // 0x07FF, for getting offset address within assigned SOCKET 0 RX 
memory 
gS1_RX_BASE = gS0_RX_BASE + (gS0_RX_MASK + 1); 
gS1_RX_MASK = 2K – 1; 
gS2_RX_BASE = gS1_RX_BASE + (gS1_RX_MASK + 1); 
gS2_RX_MASK = 2K – 1; 
gS3_RX_BASE = gS2_RX_BASE + (gS2_RX_MASK + 1); 
gS3 RX MASK = 2K - 1;
gS4_RX_BASE = gS3_RX_BASE + (gS3_RX_MASK + 1); 
gS4_RX_MASK = 2K – 1; 
gS5_RX_BASE = gS4_RX_BASE + (gS4_RX_MASK + 1); 
gS5_RX_MASK = 2K – 1; 
gS6_RX_BASE = gS5_RX_BASE + (gS5_RX_MASK + 1); 
gS6_RX_MASK = 2K – 1; 
gS7_RX_BASE = gS6_RX_BASE + (gS6_RX_MASK + 1); 
gS7_RX_MASK = 2K – 1; 
gS0_TX_BASE = 0xFE0000(Chip base address) + 0xFE8000(Internal TX buffer address); // Set 
base address of TX memory for SOCKET 0 
Sn_TXMEM_SIZE(ch) = (uint8 *) 2; // Assign 2K rx memory per SOCKET 
gS0_TX_MASK = 2K – 1;
Same method, set gS1_TX_BASE, gS1_TX_MASK, gS2_TX_BASE, gS2_TX_MASK, gS3_TX_BASE, 
gS3_TX_MASK, gS4_TX_BASE, gS4_TX_MASK, gS5_TX_BASE, gS5_TX_MASK, gS6_TX_BASE,
gS6_tx_MASK, gS7_TX_BASE, gS7_TX_MASK. 
}
```


$Sn_TXMEM_SIZE(ch) = 2K$ Chip base address = 0xFE0000

(a) TX memory allocation

Sn_RXMEM_SIZE(ch) = $2K$, Chip base address = 0xFE0000

(b) RX memory allocation

Figure 9.1 Allocation Internal TX/RX memory of SOCKET *n*

If the W7100A initialization process is finished, the W7100A can perform data communication through Ethernet. From this point, the W7100A can transmit the ping-reply of the request packet which is received from network.

9.2 Data Communication

After the W7100A initialization process, open the SOCKET to TCP or UDP or IPRAW or MACRAW mode. W7100A can transmit and receive the data with others by 'open' the SOCKET. The W7100A supports the independently and simultaneously usable 8 SOCKETS. In this section, the communication method for each mode will be introduced.

9.2.1 TCP

The TCP is a connection-oriented protocol. The TCP make the connection SOCKET by using its own IP address, port number and destination IP address, port number. Then transmits and receives the data by using this SOCKET.

Methods of making the connection to SOCKET are "TCP SERVER" and "TCP CLIENT". It is divided by transmitting the connect-request (SYN packet).

The "TCP SERVER" listens to the connect-request from the "TCP CLIENT", and makes connection SOCKET by accepting the transmitted connect-request (Passive-open).

The "TCP CLIENT" transmits the connect-request first to "TCP SERVER" to make the connection (Active-open).

Figure 9.2 TCP SERVER & TCP CLIENT

Figure 9.3 "TCP SERVER" Operation Flow

SOCKET Initialization

SOCKET initialization is required for TCP data communication. The initialization is opening the SOCKET. The SOCKET opening process selects one SOCKET from 8 SOCKETS of the W7100A, and sets the protocol mode (Sn_MR(P3:P0)) and Sn_PORT0 which is source port number (Listen port number in "TCP SERVER") in the selected SOCKET, and then executes OPEN command. After the OPEN command, if the status of Sn_SR is changed to SOCK_INIT, the SOCKET initialization process is completed.

The SOCKET initialization process is identically applied in "TCP SEVER" and "TCP CLIENT". The Initialization process of SOCKET *n* in TCP mode is shown below.

{ START: Sn_MR = 0x0001; // sets TCP mode

WIZnet

Sn_PORT = source_port; // sets source port number

```
Sn_CR = OPEN; \frac{1}{1} sets OPEN command
```
/* wait until Sn_SR is changed to SOCK_INIT */

if (Sn_SR != SOCK_INIT) Sn_CR = CLOSE; goto START;

}

LISTEN

Run as "TCP SERVER" by LISTEN command.

```
{ 
    /* listen SOCKET */ 
    Sn_CR = LISTEN; 
    /* wait until Sn_SR is changed to SOCK_LISTEN */ 
   if (Sn_SR != SOCK_LISTEN) Sn_CR = CLOSE; goto START; 
}
```
ESTABLISHMENT

When the status of Sn_SR is SOCK_LISTEN, if it receives a SYN packet, the status of Sn_SR is changed to SOCK_SYNRECV and transmits the SYN/ACK packet. After that, the SOCKET *n* makes a connection. After it makes the connection of SOCKET *n*, it enables the data communication. There are two methods to confirm the connection of SOCKET *n*.

```
First method : 
{ 
   if (Sn_IR(CON) == '1') Sn_IR(CON) = '1'; goto ESTABLISHED stage; 
   /* In this case, if the interrupt of SOCKET n is activated, interrupt occurs. Refer to IR, IMR 
     Sn_IMR and Sn_IR. */ 
} 
Second method :
```
{ if (Sn_SR == SOCK_ESTABLISHED) goto ESTABLISHED stage;

ESTABLISHMENT : Check received data

Confirm the reception of the TCP data.

}

```
/* In this case, if the interrupt of SOCKET n is activated, interrupt occurs. Refer to IR, IMR 
     Sn_IMR and Sn_IR. */ 
} 
Second Method : 
{
```
if (Sn_RX_RSR != 0x00000000) goto Receiving Process stage;

}

The First method: set the Sn_IR(RECV) to '1' whenever you receive a DATA packet. If the host receives the next DATA packet without setting the Sn_IR(RECV) as '1' in the prior DATA packet, it cannot recognize the Sn_IR(RECV) of the next DATA packet. This is due to the prior Sn_IR(RECV) and next Sn_IR(RECV) being overlapped. So this method is not recommended if the host cannot perfectly process the DATA packets of each Sn_IR(RECV).

ESTABLISHMENT : Receiving process

In this process, it processes the TCP data which was received in the Internal RX memory. At the TCP mode, the W7100A cannot receive the data if the size of received data is larger than the RX memory free size of SOCKET *n*. If the prior stated condition is happened, the W7100A holds on to the connection (pauses), and waits until the RX memory's free size is larger than the size of the received data.

The wizmemcpy function, using Receive / Send process for fast memory copy, is defined in the wizmemcpy.c file of W7100A driver. About more detailed information please refer to the section 13 'Performance Improvement about W7100A' for its performance and "W7100A Driver Guide" for its usage. If user don't want to use the wizmemcpy function, just use a common memory copy function.

Since the W7100A internally has data memory and TCPIPCore internal memory, user should classify it by address. So user must pad '0xFE' to the top level address of TCPIPCore internal memory with, or DPX0 register set to '0xFE' when memory copying from TCPIPCore memory to data memory. More detail about the wizmemcpy please refers to the 'W7100A Driver Guide'.

```
{ 
    /* first, get the received size */ 
   len = Sn_RX_RSR; // len is received size 
   /* calculate offset address */ 
   src_mask = Sn_RX_RD & gSn_RX_MASK; // src_mask is offset address 
   /* calculate start address(physical address) */ 
   src_ptr = gSn_RX_BASE + src_mask; // src_ptr is physical start address
```

```
/* if overflow SOCKET RX memory */
```

```
WIZnet
```

```
If((src\_mask + len) > (gSn_RX_MASK + 1)){ 
      /* copy upper_size bytes of get_start_address to destination_address */ 
      upper_size = (gSn_RX_MASK + 1) – src_mask; 
      wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), upper_size); 
      /* update destination_address */ 
      destination_address += upper_size; 
      /* copy left_size bytes of gSn_RX_BASE to destination_address */ 
      left_size = len – upper_size; 
     wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), left_size);
  } 
  else 
  { 
      copy len bytes of src_ptr to destination_address */ 
      wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), len); 
  } 
  /* increase Sn_RX_RD as length of len */ 
  Sn_RX_RD += len; 
  /* set RECV command */ 
  SnCR = RECV;}
```
ESTABLISHMENT : Check send data / Send process

The size of the transmit data cannot be larger than assigned internal TX memory of SOCKET *n*. If the size of transmit data is larger than configured MSS, it is divided by size of MSS and transmits.

To transmit the next data, user must check the completion of prior SEND command. An error may occur if the SEND command executes before completion of prior SEND command. The larger the data size, the more time to complete the SEND command. So the user should properly divide the data to transmit.

At the send process, user must pad '0xFE' to top-level address of TCPIPCore internal memory as in the receive process.

```
{ 
   /* first, get the free TX memory size */ 
FREESIZE: 
   freesize = Sn_TX_FSR; 
   if (freesize < len) goto FREESIZE; // len is send size 
   /* calculate offset address */
```

```
dst_mask= Sn_TX_WR & gSn_TX_MASK; // dst_mask is offset address 
   /* calculate start address(physical address) */ 
  dst_ptr = gSn_TX_BASE + dst_mask; // dst_ptr is physical start address 
  /* if overflow SOCKET TX memory */ 
  if ( (dst\_mask + len) > (gSn_TX_MASK + 1) )
  { 
      /* copy upper_size bytes of source_addr to dst_ptr */ 
      upper_size = (gSn_TX_MASK + 1) – dst_mask; 
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + dst_ptr), upper_size); 
      /* update source_addr*/ 
      source_addr += upper_size; 
      /* copy left_size bytes of source_addr to gSn_TX_BASE */ 
      left_size = len – upper_size; 
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + gSn_TX_BASE), left_size);
  } 
  else 
  {/* copy len bytes of source_addr to dst_ptr */ 
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + dst_ptr), len);
  } 
    /* increase Sn_TX_WR as length of len */ 
  Sn_TX_WR += send_size; 
    /* set SEND command */ 
   Sn_CR = SEND; 
}
```
ESTABLISHMENT : Check disconnect-request(FIN packet)

Check if the Disconnect-request(FIN packet) has been received. User can confirm the reception of FIN packet as below.

```
First method : 
{ 
   if (Sn \text{ IR(DISCO)} == '1') Sn \text{IR(DISCO)}='1'; goto CLOSED stage;
   /* In this case, if the interrupt of SOCKET n is activated, interrupt occurs. Refer to IR, IMR 
     Sn_IMR and Sn_IR. */ 
} 
Second method : 
{ 
   if (Sn_SR == SOCK_CLOSE_WAIT) goto CLOSED stage;
}
```
ESTABLISHMENT : Check disconnect / disconnecting process

When the user does not need data communication with others, or receives a FIN packet, disconnect the connection SOCKET.

```
{ /* set DISCON command */ 
    Sn_CR = DISCON; 
}
```
ESTABLISHMENT : Check closed

Confirm that the SOCKET *n* is disconnected or closed by DISCON or close command.

```
First method : 
{ 
   if (Sn_IR(DISCON) == '1') goto CLOSED stage;
```
/* In this case, if the interrupt of SOCKET *n* is activated, interrupt occurs. Refer to IR, IMR Sn_IMR and Sn_IR. */

}

```
Second method :
```
{

if (Sn_SR == SOCK_CLOSED) goto CLOSED stage;

}

ESTABLISHMENT : Timeout

The timeout can occur by Connect-request(SYN packet) or its response(SYN/ACK packet), the DATA packet or its response(DATA/ACK packet), the Disconnect-request(FIN packet) or its response(FIN/ACK packet) and transmission all TCP packet. If it cannot transmit the above packets within 'timeout' which is configured at RTR and RCR, the TCP final timeout($TCP_{\text{TO}})$ occurs and the state of Sn_SR is changed to SOCK_CLOSED. Confirming method of the TCP_{To} is as below:

```
First method : 
{ 
   if (Sn_IR(TIMEOUT bit) == '1') Sn_IR(TIMEOUT)='1'; goto CLOSED stage;
   /* In this case, if the interrupt of SOCKET n is activated, interrupt occurs. Refer to IR, IMR 
     Sn_IMR and Sn_IR. */ 
} 
Second method : 
{ 
   if (Sn_SR == SOCK_CLOSED) goto CLOSED stage;
```
}

SOCKET close

It can be used to close the SOCKET *n*, which disconnected by disconnect-process, or closed by TCP_{TO} or closed by host's need without disconnect-process.

{/* clear the remained interrupts of SOCKET *n**/ Sn_IR = 0x00FF; $IR(n) = '1';$ /* set CLOSE command */ Sn_CR = CLOSE;

}

9.2.1.2 TCP CLIENT

It is same as TCP server except 'CONNECT' state. User can refer to the "9.2.1.1 TCP SERVER".

Figure 9.4 "TCP CLIENT" Operation Flow

CONNECT

Transmit the connect-request(SYN packet) to "TCP SERVER". It may occurs the timeout such as ARP_{TO}, TCP_{TO} when make the "connection SOCKET" with "TCP SERVER"

9.2.2 UDP

The UDP is a Connection-less protocol. It communicates without "connection SOCKET". The TCP protocol guarantees reliable data communication, but the UDP protocol use datagram communication which has no guarantees of data communication. Because the UDP do not use "connection SOCKET", it can communicate with many other devices with the known host IP address and port number. This is a great advantage; communication with many others by using just one SOCKET, but also it has many problems such as loss of transmitted data, unwanted data which received from others etc. In the UDP, to avoid these problems and guarantee the reliability, the host retransmits damaged data or ignores the unwanted data which is received from others. The UDP protocol supports unicast, broadcast, and multicast communication. It follows the below communication flow.

Figure 9.5 UDP Operation Flow

9.2.2.1 Unicast & Broadcast

The unicast is one method of UDP communication. It transmits data to one destination at one time. On the other hand, the broadcast communication transmits data to all receivable destinations by using 'broadcast IP address (255.255.255.255)'. For example, suppose that the user transmits data to destination A, B and C. The unicast communication transmits each destication A, B and C at each time. At this time, the ARP $_{T0}$ can also occur when the user gets the destination hardware address of destinations A, B and C. User cannot transmit data to destinations which have ARP_{TO} .

The broadcast communication can simultaneously transmit data to destination A, B and C at one time by using "255.255.255.255" IP address. At this time, there is no need to get the

WIZnet

destination hardware address about destination A, B and C, and also ARP_{TO} is not occurred.

How to make broadcast IP?

The broadcast IP address can be obtained by performing a bitwise logical OR operation between the bit complement of the subnet mask and the host IP address.

SOCKET Initialization

For the UDP data communication, SOCKET initialization is needed. It is opening the SOCKET. The SOCKET open process is as follows. At first choose the one SOCKET among the 8 SOCKETS of W7100A, then set the protocol mode(Sn_MR(P3:P0)) of the chosen SOCKET and set the source port number Sn_PORT0 for communication. Finally execute the OPEN command. After the OPEN command, the state of Sn_SR is changed to SOCK_UDP. Then the SOCKET initialization is complete.

```
{ 
START: 
 Sn_MR = 0x02; /* sets UDP mode */ 
 Sn_PORT = source_port; /* sets source port number */ 
 Sn_CR = OPEN; /* sets OPEN command */ 
 /* wait until Sn_SR is changed to SOCK_UDP */ 
 if (Sn_SR != SOCK_UDP) Sn_CR = CLOSE; goto START; 
}
```
Check received data

Check the reception of UDP data from destination. User can also check for received data via TCP communication. It is strongly recommended that the TCP method is used because of the same reason ing TCP. Please refer to the "9.2.1.1 TCP SERVER".

```
First method : 
{ 
   if (Sn_R)R(RECV) == '1') Sn_R(RECV) = '1'; goto Receiving Process stage;
   /* In this case, if the interrupt of SOCKET n is activated, interrupt occurs. Refer to IR, IMR 
     Sn_IMR and Sn_IR. */
```


Receiving process

Process the received UDP data in Internal RX memory. The structure of received UDP data is as below.

PACKET-INFO		DATA packet	
Destination IP Address	Destination Port number	Byte size of DATA packet	Real Data
4 Bytes	2 Bytes	2 Bytes	Size speicified in PACKET-INFO

Figure 9.6 The received UDP data format

The received UDP data consists of 8bytes PACKET-INFO, and DATA packet. The PACKET-INFO contains transmitter's information (IP address, Port number) and the length of DATA packet. The UDP can receive UDP data from many others. User can classify the transmitter by transmitter's information of PACKET-INFO. It also receives broadcast SOCKET by using "255.255.255.255" IP address. So the host should ignore unwanted reception by analysis of transmitter's information.

If the DATA size of SOCKET *n* is larger than Internal RX memory free size, user cannot receive that DATA and also cannot receive fragmented DATA.

```
{/* first, get the received size */ 
   len = Sn_RX_RSR; // len is received size 
   /* calculate offset address */ 
   src_mask = Sn_RX_RD & gSn_RX_MASK; // src_mask is offset address 
   /* calculate start address(physical address) */ 
   src_ptr = gSn_RX_BASE + src_mask; // src_ptr is physical start address 
   /* read head information (8 bytes) */ 
   header_size = 8;
   /* if overflow SOCKET RX memory */ 
   if ( (\text{src\_mask} + \text{header\_size}) > (\text{gSn\_RX\_MASK} + 1) )
   {/* copy upper_size bytes of src_ptr to header_addr */ 
      upper\_size = (gSn\_RX\_MASK + 1) - src\_mask;wizmemcpy((0xFE0000 + src_ptr), (0x000000 + header_addr), upper_size); 
       /* update header_addr*/
```

```
header_addr += upper_size; 
   /* copy left_size bytes of gSn_RX_BASE to header_addr */ 
   left_size = header_size – upper_size; 
   wizmemcpy((0xFE0000 + gSn_RX_BASE), (0x000000 + header_addr), left_size); 
   /* update src_mask */ 
   src_mask = left_size; 
} 
else 
{/* copy header_size bytes of get_start_address to header_addr */ 
   wizmemcpy((0xFE0000 + src_ptr), (0x000000 + header_addr), header_size); 
   /* update src_mask */ 
   src_mask += header_size; 
} 
/* update src_ptr */
src_ptr = gSn_RX_BASE + src_mask; 
/* save remote peer information & received data size */ 
peer_ip = header[0 to 3]; 
peer_port = header[4 to 5]; 
get\_size = header[6 to 7];/* if overflow SOCKET RX memory */ 
if ( (\text{src\_mask} + \text{get\_size}) > (\text{gSn\_RX\_MASK} + 1) )
{/* copy upper_size bytes of src_ptr to destination_addr */ 
   upper_size = (gSn_RX_MASK + 1) – src_mask; 
   wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_addr), upper_size);
   /* update destination_addr*/ 
   destination_addr += upper_size; 
   /* copy left_size bytes of gSn_RX_BASE to destination_addr */ 
   left_size = get_size – upper_size; 
   wizmemcpy((0xFE0000 + gSn_RX_BASE), (0x000000 + destination_addr), left_size); 
} 
else 
{/* copy len bytes of src_ptr to destination_addr */ 
   wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_addr), get_size); 
} 
 /* increase Sn_RX_RD as length of len + header_size */ 
Sn_RX_RD = Sn_RX_RD + get_size + header_size; 
 /* set RECV command */ 
SnCR = RECV;
```


Check complete sending / Timeout

To transmit the next data, user must check that the prior SEND command is completed. The larger the data size, the more time to complete the SEND command. Therefore, the user must properly divide the data to transmit. The ARP $_{\text{TO}}$ can occur when user transmits UDP data. If the ARP $_{\text{TO}}$ is occurred, the UDP data transmission will be failed.

```
First method : 
{/* check SEND command completion */ 
  while(Sn_IR(SENDOK)=='0') /* wait interrupt of SEND completion */ 
  \frac{1}{2} check ARP<sub>TO</sub> */
     if (Sn_IR(TIMEOUT)=='1') Sn_IR(TIMEOUT)='1'; goto Next stage;
 } 
  Sn_IR(SENDOK) = '1'; /* clear previous interrupt of SEND completion */ 
} 
Second method : 
{ 
  If (Sn_CR == 0x00) transmission is completed. 
  If (Sn IR(TIMEOUT bit) == '1') goto next stage;
  /* In this case, if the interrupt of SOCKET n is activated, interrupt occurs. Refer to 
Interrupt Register(IR), Interrupt Mask Register (IMR) and SOCKET n Interrupt Register (Sn_IR). 
*/
```
Check Finished / SOCKET close

}

If user doesn't need the communication any more, close the SOCKET *n*.

```
{/* clear remained interrupts */ 
    Sn_IR = 0x00FF; 
   IR(n) = '1;
   /* set CLOSE command */ 
    Sn_CR = CLOSE; 
}
```
9.2.2.2 Multicast

The broadcast communication communicates with many and unspecified others. But the multicast communication communicates with many but specified others who registered at multicast-group. Suppose that A, B and C are registered at specified multicast-group. If user transmits data to multicast-group (contains A), the B and C also receive the DATA for A. To use multicast communication, the destination list registers to multicast-group by using IGMP

protocol. The multicast-group consists of 'Group hardware address', 'Group IP address' and 'Group port number'. User cannot change the 'Group hardware address' and 'Group IP address'. But the 'Group port number' can be changed to what user wants.

The 'Group hardware address' is selected at the assigned range (From "01:00:5e:00:00:00" to "01:00:5e:7f:ff:ff") and the 'Group IP address' is selected in D-class IP address (From "224.0.0.0" to "239.255.255.255", please refer to the website; <http://www.iana.org/assignments/multicast-addresses>). When selecting, the upper 23bit of 6bytes 'Group hardware address' and the 4bytes 'Group IP address' must be the same. For example, if the user selects the 'Group IP address' to "244.1.1.11", the 'Group hardware address' is selected to "01:00:5e:01:01:0b". Please refer to the "RFC1112" (<http://www.ietf.org/rfc.html>).

In the W7100A, IGMP processing to register the multicast-group is internally (automatically) processed. When the user opens the SOCKET *n* with multicast mode, the "Join" message is internally transmitted. If the user closes it, the "Leave" message is internally transmitted. After the SOCKET opens, the "Report" message is periodically and internally transmitted when the user communicates.

The W7100A support IGMP version 1 and version 2 only. If user wants use an updated version, the host processes IGMP directly by using the IPRAW mode SOCKET.

SOCKET Initialization

Choose one SOCKET for multicast communication among 8 SOCKETS of W7100A. Then set the Sn_DHAR0 to 'Multicast-group hardware address' and set the Sn_DIPR0 to 'Multicast-group IP address'. Then set the Sn_PORT0 and Sn_DPORT0 to 'Multicast-group port number'. Then set the Sn_MR(P3:P0) to UDP and set the Sn_MR(MULTI) to '1'. Finally execute OPEN command. If the state of Sn_SR is changed to SOCK_UDP after the OPEN command, the SOCKET initialization is completed.


```
WIZnet
```

```
Sn_DIRP3 = 11; 
   Sn_DPORT = 0x0BB8; /* set Multicast-Group Port number(3000) */ 
   Sn_PORT = 0x0BB8; /* set Source Port number(3000) */ 
   Sn_MR = 0x02 | 0x80; /* set UDP mode & Multicast on SOCKET n Mode Register */ 
   Sn_CR = OPEN; /* set OPEN command */
   /* wait until Sn_SR is changed to SOCK_UDP */ 
   if (Sn_SR != SOCK_UDP) Sn_CR = CLOSE; goto START;
}
```
■ Check received data

Refer to the section 9.2.2.1 'Unicast & Broadcast'.

Receiving process

Refer to the section 9.2.2.1 'Unicast & Broadcast'.

■ Check send data / Sending Process

Since the user sets the information about multicast-group at SOCKET initialization, user does not need to set IP address and port number for destination any more. Therefore, copy the transmission data to internal TX memory and executes SEND command.

```
{/* first, get the free TX memory size */ 
FREESIZE: 
   freesize = Sn_TX_FSR; 
   if (freesize < len) goto FREESIZE; // len is send size
   /* calculate offset address */ 
   dst_mask = Sn_TX_WR & gSn_TX_MASK; // dst_mask is offset address 
   /* calculate start address(physical address) */ 
   dst_ptr = gSn_TX_BASE + dst_mask; // dst_ptr is physical start address 
   /* if overflow SOCKET TX memory */ 
   if ( (dst\_mask + len) > (gSn_TX_MASK + 1) )
   {/* copy upper_size bytes of source_addr to dst_ptr */ 
      upper_size = (gSn TX_MASK + 1) - dst_mask;
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + dst_ptr), upper_size);
      /* update source_addr*/ 
      source \alphaddr += upper size;
      /* copy left_size bytes of source_addr to gSn_TX_BASE */ 
      left_size = len – upper_size; 
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + gSn_TX_BASE), left_size);
```

```
}
```
}

```
else 
{/* copy len bytes of source_addr to dst_ptr */ 
   wizmemcpy((0x000000 + source_addr), (0xFE0000 + dst_ptr), len); 
} 
 /* increase Sn_TX_WR as length of len */ 
Sn_TX_WR += send_size; 
 /* set SEND command */ 
 Sn_CR = SEND;
```
■ Check complete sending / Timeout

Since the host manages all protocol process for data communication, the timeout cannot occur.

```
{/* check SEND command completion */ 
  while(Sn_IR(SENDOK)=='0'); /* wait interrupt of SEND completion */ 
  Sn_{IR}(SENDOK) = '1'; /* clear previous interrupt of SEND completion */
}
```

```
 Check finished / SOCKET close
```
Refer to the section 9.2.2.1 'Unicast & Broadcast'.

9.2.3 IPRAW

The IPRAW is data communication using TCP, UDP and IP layers which are the lower protocol layers. The IPRAW supports IP layer protocol such as ICMP (0x01) and IGMP (0x02) according to the protocol number. The 'ping' of ICMP or IGMP v1/v2 is already included in W7100A by hardware logic. But if the user needs, the host can directly process the IPRAW by opening the SOCKET *n* to IPRAW. In the case of using IPRAW mode, user must set the protocol number field of the IP header to what the user wants to use. The protocol number is defined by IANA. Refer to the web (<http://www.iana.org/assignments/protocol-numbers>). The protocol number must be configured to Sn_PROTO before 'SOCKET open'. In the IPRAW mode, the W7100A does not support TCP (0x06) or UDP (0x11) protocol number. The SOCKET communication of IPRAW mode only allows the communication of an assigned protocol number. The ICMP SOCKET cannot receive unassigned protocol data except assigned protocol data such as IGMP.

Figure 9.7 IPRAW Operation Flow

SOCKET Initialization

Select the SOCKET and set the protocol number. Then set the Sn_MR(P3:P0) to IPRAW mode and execute 'OPEN' command. If the Sn_SR is changed to SOCK_IPRAW after the 'OPEN' command, the SOCKET initialization is completed.

```
{ 
START: 
    /* sets Protocol number, the protocol number is used in Protocol Field of IP Header. */ 
   Sn_PROTO = protocol_num; 
   /* sets IP raw mode */ 
   Sn_MR = 0 \times 03:
    /* sets OPEN command */ 
   Sn_CR = OPEN; 
   /* wait until Sn_SR is changed to SOCK_IPRAW */ 
   if (Sn_SR != SOCK_IPRAW) Sn_CR = CLOSE; goto START; 
}
```
Check received data

Refer to the section 9.2.2.1 'Unicast & Broadcast'.

Receiving process

Process the IPRAW data which is received in internal RX memory. The structure of received IPRAW data is as below.

The IPRAW data consists of 6bytes PACKET-INFO and DATA packet. The PACKET-INFO contains information about the transmitter (IP address) and the length of the DATA-packet. The data reception of IPRAW is the same as UDP data reception except processing the port number of the transmitter in UDP PACKET-INFO. Refer to the section 9.2.2.1 'Unicast & Broadcast'.

If the transmitted DATA size is larger than RX memory free size of SOCKET *n*, user cannot receive that DATA and also cannot receive fragmented DATA.

Check send data / Sending process

The size of DATA which user wants to transmit cannot be larger than Internal TX memory and default MTU. The transmission of IPRAW data is the same as transmission of UDP data except setting 'Destination port number'. Refer to the section 9.2.2.1 'Unicast & Broadcast'.

 Complete sending / Timeout Same as UDP, please refer to the section 9.2.2 'UDP'.

Check finished / SOCKET closed

Same as UDP, please refer to the section 9.2.2 'UDP'.

9.2.4 MACRAW

The MACRAW communication is based on Ethernet MAC, and it can flexibly use upper layer protocol to suit the host's needs.

The MACRAW mode can only be used with a SOCKET. If the user uses the SOCKET in MACRAW mode, not only can it use the SOCKET1~7 in the 'Hardwired TCP/IP stack', but it can also be used as a NIC (Network Interface Controller). Therefore, any SOCKET1~7 can be used with 'Software TCP/IP stack'. Since the W7100A supports 'Hardwired TCP/IP stack' and 'Software TCP/IP stack', it calls 'Hybrid TCP/IP stack'. If user wants more SOCKETs beyond the supported 8 SOCKETS, the SOCKET in which the user wants high performance should be utilizing the ''Hardwired TCP/IP stack', and the others should be using 'Software TCP/IP stack' by MACRAW mode. So it overcomes the limited capacity of 8 SOCKETS. The SOCKET of MACRAW mode can process all protocols except using in SOCKET1~7. Since the MACRAW communication is pure Ethernet packet communication (there is no other processing), the MACRAW designer should use the 'Software TCP/IP stack' to process the protocol. The

MACRAW data should basically contain the 6bytes of 'Source hardware address', 6bytes of 'destination hardware address' and 2bytes of 'Ethernet type' because it is based on Ethernet MAC.

Figure 9.9 MACRAW Operation Flow

SOCKET Initialization

Select the SOCKET and set the SN_MR(P3:P0) to MACRAW mode. Then execute the 'OPEN' command. After the 'OPEN' command, if the Sn_SR is successfully changed to 'SOCK_MACRAW', the SOCKET initialization is completed. Since all information about communication (Source hardware address, Source IP address, Source port number, Destination hardware address, Destination IP address, Destination port number, Protocol header, etc.) is in the 'MACRAW data', there is no more register setting.

```
{ 
START: 
   /* sets MAC raw mode */ 
   SO MR = 0x04;
    /* sets OPEN command */ 
   SO_CCR = OPEN;
   /* wait until Sn_SR is changed to SOCK_MACRAW */ 
   if (S0_SR != SOCK_MACRAW) S0_CR = CLOSE; goto START;
```
}

Check received data

Refer to the section 9.2.2.1 'Unicast & Broadcast'.

Receiving process

Process the MACRAW data of the SOCKET which received it in internal RX memory. The structure of the MACRAW data is as below:

PACKET-INFO	DATA packet	
Byte size of	Real Data	Cyclic Redundancy
DATA packet	Destination MAC Source MAC Payload Type (46~1500Bytes) (2Bytes) (6Bytes) (6Bytes)	Check
2 Bytes	Size speicified in PACKET-INFO	4 Bytes

Figure 9.10 The received MACRAW data format

The MACRAW data consists of 'PACKET-INFO', 'DATA packet' and 4bytes CRC. The 'PACKET-INFO' is the length of the DATA packet. The 'DATA packet' consists of 6bytes 'Destination MAC address', 6bytes 'Source MAC address' and 2bytes 'Type', 46~1500 bytes 'Payload'. The 'Payload' of DATA packet consists of Internet protocol such as ARP, IP according to the 'Type'. The details of 'Type' please refer to the web:

(<http://www.iana.org/assignments/ethernet-numbers>)

```
{ /* calculate offset address */ 
  src_mask = S0_RX_RD & gS0_RX_MASK; // src_mask is offset address 
   /* calculate start address(physical address) */ 
   src_ptr = gS0_RX_BASE + src_mask; // src_ptr is physical start address 
   /* get the size of packet */ 
   len = get_Byte_sizeof_DATA_packet(); // Read the 2bytes PACKET-INFO
   /* if overflow SOCKET RX memory */ 
   If((src\_mask + len) > (gSO_RX_MASK + 1)){ /* copy upper_size bytes of get_start_address to destination_address */ 
     upper_size = (gSO_RX_MASK + 1) - src_mask;
     wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), upper_size);
      /* update destination_address */ 
      destination_address += upper_size; 
      /* copy left_size bytes of gSn_RX_BASE to destination_address */ 
     left size = len - upper size;
     wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), left_size);
  } 
   else 
  { /* copy len bytes of src_ptr to destination_address */ 
     wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), len);
  } 
   /* increase Sn_RX_RD as length of len */
```


```
S0_RX_RD += len; 
/* extract 4 bytes CRC from internal RX memory and then ignore it */ 
wizmemcpy((0xFE0000 + src_ptr), (0x000000 + dummy), len); 
/* set RECV command */ 
SO_CCR = RECV;
```
<Notice>

}

}

If the free size of the internal RX memory is smaller than the MACRAW data, a problem may occasionally occur where some parts of that PACKET-INFO and DATA packet are stored to the internal RX memory. Since the problem occurs as an analysis error for PACKET-INFO, it cannot process the MACRAW data correctly. The closer the internal RX memory is to being full, the higher the probability is for an error to occur. This problem can be resolved if user allows some loss of the MACRAW data.

The solution is as follows:

- Process the internal RX memory as fast as possible to prevent that it closes to full.
- Reduce the receiving load by reception only its MACRAW data by setting the MF (MAC Filter) bit of S0_MR in sample code of SOCKET initialization.

```
{ 
START: 
/* sets MAC raw mode with enabling MAC filter */ 
SO MR = 0x44;
/* sets OPEN command */ 
SO_CCR = OPEN;
/* wait until Sn_SR is changed to SOCK_MACRAW */ 
if (Sn_SR != SOCK_MACRAW) S0_CR = CLOSE; goto START;
```
▪ If the free size of the internal RX memory is smaller than '1528 - Default $MTU(1514)+PACKET-INFO(2) + DATA packet(8) + CRC(4)'$, close the SOCKET and process all received data. Then reopen the SOCKET. After closing the SOCKET, the received MACRAW data from closing time can be lost.

```
{/* check the free size of internal RX memory */
 if((S0_RXMEM_SIZE(0) * 1024) – S0_RX_RSR(0) < 1528) 
 { 
    received_size = SO_RX_RSR(0); /* backup Sn_RX_RSR */
     S0_CR = CLOSE; /* SOCKET Closed */ 
    while(SO SR != SOCK CLOSED); /* wait until SOCKET is closed */
```

```
WIZnet
        /* process all data remained in internal RX memory */ 
         while(recved_size > 0) 
         {/* calculate offset address */ 
            src_mask = S0_RX_RD & gS0_RX_MASK; // src_mask is offset address 
            /* calculate start address(physical address) */ 
            src_ptr = gS0_RX_BASE + src_mask; // src_ptr is physical start address 
            /* if overflow SOCKET RX memory */ 
            If((src\_mask + len) > (gSO_RX_MASK + 1)){/* copy upper_size bytes of get_start_address to destination_address */ 
              upper_size = (gSO_RX_MASK + 1) - src_mask;wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), upper_size);
              /* update destination_address */ 
              destination_address += upper_size; 
              /* copy left_size bytes of gSn_RX_BASE to destination_address */ 
              left_size = len – upper_size; 
              wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), left_size);
            } 
            else 
            { /* copy len bytes of src_ptr to destination_address */ 
               wizmemcpy((0xFE0000 + src_ptr), (0x000000 + destination_address), len); 
            } 
            /* increase Sn_RX_RD as length of len */ 
            S0_RX_RD += len; 
            /* extract 4 bytes CRC from internal RX memory and then ignore it */ 
            wizmemcpy((0xFE0000 + src ptr), (0x000000 + dummy), len);
            /* calculate the size of remained data in internal RX memory*/
             recved_size = recved_size – 2 – len – 4; 
        } 
        /* Reopen the SOCKET */ 
         /* sets MAC raw mode with enabling MAC filter */ 
       S0 MR = 0x44; /* or S0 MR = 0x04 */
         /* sets OPEN command */ 
       SO CR = OPEN;
        /* wait until Sn_SR is changed to SOCK_MACRAW */ 
       while (S0_SR != SOCK_MACRAW); 
    } 
    else /* process normally the DATA packet from internal RX memory */
    {/* This block is same as the code of "Receiving process" stage*/
```

```
W7100A Datasheet v1.2.4 138
```


} }

Check send data / Sending process

The size of the data which the user wants to transmit cannot be larger than the internal TX memory and default MTU. The host generates the MACRAW data in the same format as the "Receiving process" data packet, and transmits it. At this time, if the size of the generated data is smaller than 60bytes, the transmitted Ethernet packet internally fills to 60bytes by "Zero padding" and then it is transmitted.

```
{/* first, get the free TX memory size */ 
FREESIZE: 
   freesize = S0_TX_FSR; 
   if (freesize < send_size) goto FREESIZE; 
   /* calculate offset address */ 
   dst_mask = Sn_TX_WR & gSn_TX_MASK; // dst_mask is offset address 
   /* calculate start address(physical address) */ 
   dst_ptr = gSn_TX_BASE + dst_mask; // dst_ptr is physical start address 
   /* if overflow SOCKET TX memory */ 
   if ( (dst\_mask + len) > (gSn_TX_MASK + 1) )
   {/* copy upper_size bytes of source_addr to dst_ptr */ 
      upper_size = (gSn_TX_MASK + 1) - dst_mask;wizmemcpy((0x000000 + source_addr), (0xFE0000 + dst_ptr), upper_size);
      /* update source_addr*/ 
      source_addr += upper_size; 
      /* copy left_size bytes of source_addr to gSn_TX_BASE */ 
      left_size = len – upper_size; 
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + gS0_TX_BASE), left_size);
   } 
   else 
   {/* copy len bytes of source_addr to dst_ptr */ 
      wizmemcpy((0x000000 + source_addr), (0xFE0000 + dst_ptr), len); 
   } 
    /* increase Sn_TX_WR as length of len */ 
   S0_TX_WR += send_size; 
    /* set SEND command */ 
    S0_CR = SEND;
```
W7100A Datasheet v1.2.4 139

}

■ Check complete sending

Since the host manages all protocol processors to communicate, the timeout can not be occurred.

■ Check finished / SOCKET close

Refer to the section 9.2.2.1 'Unicast & Broadcast'.

10 Electrical Specification

10.1 Absolute Maximum Ratings

***COMMENT**: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage.

10.2 DC Characteristics

10.3 Power consumption(Driving voltage 3.3V)

10.4 AC Characteristics

External memory access timing

ALE signal for external memory

10.5 Crystal Characteristics

10.6 Transformer Characteristics

Asymmetric Transformer

Symmetric Transformer

In the case of using the internal PHY mode, be sure to use symmetric transformer in order to support Auto MDI/MDIX (Crossover).

In the case of using the External PHY mode, use the transformer which is suitable for external PHY specification.

WIZnet

11 IR Reflow Temperature Profile (Lead-Free)

Moisture Sensitivity Level: 3

Dry Pack Required: Yes

IPC-020c-5-1

Note :

 \Box To be determined at seating plane \Box \Box .

- $\textcircled{2}$ Dimensions 'D₁' and 'E₁' do not include mold protrusion. D₁' and 'E₁' are maximum plastic body size dimensions including mold mismatch.
- ③ Dimension 'b' does not include dambar protrusion. Dambar cannot be located on the lower radius or the foot.
- ④ Exact shape of each corner is optional
- ⑤ These Dimensions apply to the flat section of the lead between 0.10mm and 0.25mm from the lead tip.
- 6 A₁ is defined as the distance from the seating plane to the lowest point of the package body.
- ⑦ Controlling dimension : Millimeter
- ⑧ Reference Document : JEDEC MS-026 , BED.

12.2 Package type: QFN 64

* CONTROLLING DIMENSION: mm

Note:

- ① All dimensions are in millimeters.
- ② Die thickness allowable is 0.305mm maximum (0.012 inches maximum).
- ③ Dimensioning & tolerances conform to ASME Y14.5M. -1994.
- ④ The pin #1 identifier must be placed on the top surface of the package by using indentation mark of other feature of package body.
- ⑤ Exact shape and size of this feature is optional.
- ⑥ Package WARPAGE max 0.08mm.
- ⑦ Applied for exposed pad and terminals, exclude embedding part of exposed pad from measuring.
- ⑧ Applied to terminals.

13 Appendix:Performance Improvement about W7100A

This section presents the benefits gained about calculation by using W7100A over standard 8051 family.

13.1 Summary

The 8-bit operation cycles of the 80C51 and W7100A with addition, subtraction, multiplication and division are as below. It is briefly shows its performance. The W7100A with 'wizmemcpy' (supported by WIZnet) function is almost 9 times faster than the 80C51.

In the succeeded section shows more detail performance.

13.2 8–Bit Arithmetic Functions

13.2.1 Addition

Immediate data

The following code performs immediate data (constant) addition to an 8-bit register.

RX = RX + #*n*

Note. 'wizmemcpy' function are built-in inside Boot ROM in W7100A. Refer to the 'Driver Guide.'

Direct addressing

The following code performs direct addressing addition to an 8-bit register.

 $Rx = Rx + (dir)$

WIZnet

■ Indirect addressing

The following code performs indirect addressing addition to an 8-bit register.

 $Rx = Rx + (\textcircled{a}Rx)$

Register addressing

The following code performs an 8-bit register to register addition.

 $Rx = Rx + Ry$

WIZnet

13.2.2 Subtraction

Immediate data

The following code performs immediate data (constant) subtraction from an 8-bit register.

Rx = Rx - #*n*

Direct addressing

The following code performs direct addressing subtraction from an 8-bit register.

 $Rx = Rx - (dir)$

■ Indirect addressing subtraction

The following code performs indirect addressing subtraction from an 8-bit register.

 $Rx = Rx - (@Ry)$

Register addressing subtraction

The following code performs an 8-bit register from register subtraction.

13.2.3 Multiplication

The following code performs the 8-bit register multiplication.

13.2.4 Division

The following code performs the 8-bit register division.

 $Rx = Rx / Ry$

13.3 16-Bit Arithmetic Functions

13.3.1 Addition

The following code performs 16-bit addition. The first operand and result are located in registers pair RaRb. The second operand is located in registers pair RxRy.

13.3.2 Subtraction

The following code performs 16-bit subtraction. The first operand and result are located in registers pair RaRb. The second operand is located in registers pair RxRy.

RaRb = RaRb – RxRy

13.3.3 Multiplication

The following code performs 16-bit multiplication. The first operand and result are located in registers pair RaRb. The second operand is located in registers pair RxRy.

 $RaRb = RaRb * RxRy$

13.4 32-bit Arithmetic Functions

13.4.1 Addition

The following code performs 32-bit addition. The first operand and result are located in four registers RaRbRcRd. The second operand is located in four registers RvRxRyRz.

RaRbRcRd = RaRbRcRd + RvRxRyRz

WIZnet

13.4.2Subtraction

The following code performs 32-bit subtraction. The first operand and result are located in four registers RaRbRcRd. The second operand is located in four registers RvRxRyRz.

RaRbRcRd = RaRbRcRd – RvRxRyRz

13.4.3Multiplication

The following code performs 32-bit multiplication. The first operand and result are located in four registers RaRbRcRd. The second operand is located in four registers RvRxRyRz. RaRbRcRd = RaRbRcRd * RvRxRyRz

WIZnet

Document History Information

Copyright Notice

Copyright 2013 WIZnet Co.,Ltd. All Rights Reserved. Technical Support: support@wiznet.co.kr Sales & Distribution: sales@wiznet.co.kr For more information, visit our website at http://www.wiznet.co.kr