

5-A, 20-V Integrated FET Hot-Swap Controller

Check for Samples: TPS2420

FEATURES

- Integrated 30-mΩ Pass MOSFET
- Up to 20-V Bus Operation
- · Programmable Fault Current
- · Programmable Hard Current-Limit
- Programmable Fault Timer
- Internal MOSFET Power Limiting Foldback
- Latching and Auto-Retry Operation
- Analog Current Monitor Output
- Powergood Output
- · Fault Output Indicator
- 4 mm × 4 mm QFN
- –40°C to 125°C Junction Temperature Range
- UL2367 Recognized File Number E169910

APPLICATIONS

- RAID Arrays
- Telecommunications
- Plug-In Circuit Boards
- Disk Drives
- SSDs
- PCIE
- Fan Control


DESCRIPTION

The TPS2420 device provides highly integrated load protection for applications up to 20-V. The maximum UV turn-on threshold of 2.9 V makes the TPS2420 well suited to standard bus voltages as low as 3.3 V. The TPS2420 device protects loads, minimizes inrush current, and safely shuts down in the event of a fault. The programmable fault current threshold starts the fault timer while allowing the current to pass to the load uninhibited. The programmable current limit threshold sets the maximum current allowed into the load, for both inrush and severe load faults. Both events use the programmable timer which inhibits all current to the load when it expires.

The dual protection thresholds are useful in applications such as disk drives. The start-up and seek currents are typically higher than the nominal current and during this time the load needs a low impedance path to deliver the power. If a failure at the load occurs, the current limit does not allow the current to exceed the programmed threshold. This protects both the load and the integrity of the power supply. The internal MOSFET is protected by power limit circuitry which ensures that the MOSFET remains within its safe operating area (SOA) during all operating states.

The TPS2420 device also allows the system to monitor load currents with no need for a shunt in the power path. The gain of the current monitor can be scaled to the application. Fault and power good outputs are provided for improved system management and sequencing control.

This device can be programmed to either latch-off or retry in the event of a fault. All of this functionality is packed into a 16-pin 4 × 4 mm QFN package.



A. Required only in systems with lead and/or load inductance.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage range , V _{IN} , V _{OUT}		-0.3	25	V
Voltage range, FLT, PG		-0.3	20	V
Output sink current, FLT, PG			10	mA
Input voltage range, EN LTCH		-0.3	6	V
Input current (LTCH internally c	ally clamped to 3 V) LTCH = 0 V,			
Voltage range CT ⁽³⁾ , IFLT ⁽³⁾ , IM	IAX, IMON ⁽³⁾ , LTCH	-0.3	3	V
FCD vetice	Human body model (HBM)		2500	
ESD rating	Charged device model (CDM)		400	V
Operating junction temperature	range, T _J	Internally Lim	ited	00
Storage temperature range, T _{sto}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS(1)

PACKAGE	θ _{JA}	θ _{JA}	θ _{JA}
	LOW K ⁽²⁾ , °C/W	HIGH K ⁽³⁾ , °C/W	BEST ⁽⁴⁾ , °C/W
RSA	211	55	50

⁽¹⁾ Tested per JEDEC JESD51, natural convection. The definitions of high-k and low-k are per JESD 51-7 and JESD 51-3.

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	MIN	MAX	UNIT
VIN, VOUT	Voltage range	3	20	V
EN	Voltage range	0	5	V
FLT, PG	Voltage range	0	20	V
FLT, PG	Output sink current	0	1	mA
LTCH	Voltage range	0	3	V
CT		0.1	100	μF
TJ	Junction temperature	-40	125	°C

²⁾ All voltage values are with respect to GND.

⁽³⁾ Do not apply voltage to these pins.

⁽²⁾ Low-k (2 signal – no plane, 3-inch by 3-inch board, 0.062 inch thick, 1-oz. copper) test board with the pad soldered, and an additional 0.12 inch 2 of top-side copper added to the pad.

⁽³⁾ High-k is a (2 signal – 2 plane) test board with the pad soldered.

⁽⁴⁾ The best case thermal resistance is obtained using the recommendations per SLMA002 (2 signal – 2 plane with the pad connected to the plane).



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT	SUPPLY (V _{IN})						
V_{UVLO}	Undervoltage lockout	V _{IN} increasing	2.6	2.85	2.9	V	
		Hysteresis		150		mV	
	Bias current	V = 2.4 V		25	100	μΑ	
		$V_{EN} = 0 V$		3.9	5	mA	
INPUT	OUTPUT						
R _{ON}	On-resistance	$R_{VIN-VOUT}$, $I_{VOUT} < I_{IMAX}$ or $I_{VOUT} < (I_{SET} \times 1.25)$, $1 A \le I_{VOUT} \le 4.5 A$		33	50	mΩ	
P _{LIMIT}	Power limit	V_{IN} = 12 V, C_{OUT} = 1000 μ F EN: 3V \rightarrow 0 V	3	5	7.5	W	
	Reverse diode voltage	$V_{OUT} > V_{IN}$, $\overline{EN} = 5 \text{ V}$, $I_{IN} = -1 \text{ A}$		0.77	1	V	
FAUL	CURRENT (FLT)				,		
l FLT	Fault current threshold	I _{VOUT} increasing, I _{CT} from sinking to sourcing, pulsed test					
		$R_{\overline{FLT}} = 200 \text{ k}\Omega$	0.8	1	1.2	Α	
		$R_{\overline{FLT}} = 100 \text{ k}\Omega$	1.8	2	2.2		
		$R_{\overline{FLT}} = 49.9 \text{ k}\Omega$	3.6	4	4.4		
CURR	ENT-LIMIT (IMAX)		•				
I _{IMAX}	Current-limit program	$R_{IMAX} = 100 \text{ k}\Omega$ 1.6 2 2.					
	$I_{VOUT} \uparrow$, $V_{VIN-VOUT} = 0.3 V$, pulsed	$R_{IMAX} = 66.5 \text{ k}\Omega$	2.6	3	3.4	Α	
	test	$R_{IMAX} = 40.2 \text{ k}\Omega$	4.6	5	5.4		
FAUL	T TIMER (CT)		•				
	Charge/Discharge current	I _{CT} sourcing, V _{CT} = 1 V, In current-limit	29	35	41		
		I_{CT} sinking, V_{CT} = 1 V, drive CT to 1 V, measure current	1	1.4	1.8	μA	
	Threshold voltage	V _{CT} increasing	1.3	1.4	1.5		
		V _{CT} decreasing	0.1	0.16	0.3	V	
D	ON/OFF fault duty cycle	V _{VOUT} = 0 V	2.8%	3.7%	4.6%		
ENAB	LE (_{EN})						
	Threshold voltage	V EN decreasing	0.8	1	1.5	٧	
		Hysteresis	50	150	250	mV	
	Input bias current	V EN = 2.4 V (sinking)	-1.5	0	0.5	^	
		V EN = 0.2 V (sourcing)	2	1	0.5	μA	
	Turnon propagation delay	V_{IN} = 3.3 V, I_{LOAD} = 1 A, $V_{\overline{EN}}$: 2.4 V \rightarrow 0.2 V, VOUT: \uparrow 90% × V_{IN}		350	500		
	Turn-off propagation delay	$V_{IN} = 3.3 \text{ V}, I_{LOAD} = 1 \text{ A}, V_{EN} : 0.2 \text{ V} \rightarrow 2.4 \text{ V}, V_{OUT} : \downarrow 10\% \times V_{IN}$		30	50	μs	



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
FAUL	T (IFLT)						
V _{OL}	Low-level output voltage	V _{CT} = 1.8 V, I _{FLT} = 1 mA		0.2	0.4	V	
I _{IFLT}	Leakage current	V FLT = 18 V			1	μA	
POWE	ERGOOD (PG)						
V PG	PG threshold	V _(VIN-VOUT) decreasing	0.4	0.5	0.65		
		Hysteresis	0.1	0.25	0.4	V	
V_{OL}	Low-level output voltage	I PG = 1 mA		0.2	0.4		
I PG	Leakage current	V PG = 18 V			1	μΑ	
CURF	RENT MONITOR (IMON)		·				
	Ratio I _{LOAD} /I _{IMON}	I _{OUT} = 500 mA	30	56	80		
		I _{OUT} = 2 A	50	61	70	A/mA	
		I _{OUT} = 4.5 A	56	61	66		
	Offset current (sourcing)	I _{VIN} = 0 A	-10	-2	0	μΑ	
	Clamp voltage		2.6	2.75	2.9	٧	
LATC	H FUNCTION (LTCH)						
	Low threshold voltage	Auto retry mode			0.8	W	
	High threshold	Latch mode	2			V	
	Input bias current	V _{LTCH} = 3.0 V	-1	0.2	1		
		V _{LTCH} = 0.2 V -50 -25				μA	
THER	MAL SHUTDOWN		•		,		
	Thermal shutdown	Junction temperature increasing		160		00	
		Hysteresis		10		°C	

Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated




TPS2420 FUNCTIONAL BLOCK DIAGRAM





DEVICE INFORMATION

PINOUT DIAGRAM



TERMINAL FUNCTIONS

NAME	PIN NO.	I/O	DESCRIPTION			
EN	16	I	Device is enabled when this pin is pulled low.			
	1					
VIN	2		Device in and central cumply valtage			
VIIN	3	ı	Power in and control supply voltage .			
	4					
LTCH	6	I	If low, the TPS2420 will attempt to restart after an overcurrent fault. If floating (high) the device will latch off after an overcurrent fault and will not attempt to restart until $\overline{\text{EN}}$ or V_{IN} is cycled off and on.			
GND	5	_	Ground.			
IMAX	7	I	A resistor to ground sets the current-limit level.			
IFLT	8	I	A resistor to ground sets the fault current level.			
СТ	9	I/O	A capacitor to ground sets the fault time.			
IMON	13	0	A scaled down current which indicates the current through the device.			
	10					
VOUT	11	0	Output to the load.			
	12					
PG	14	0	Power Good low represents the output voltage is within 300 mV of the input voltage.			
FLT	15	0	Fault low indicated the fault time has expired and the FET is switched off.			



PIN DESCRIPTION

CT: Connect a capacitor form CT to GND to set the fault time. The fault timer starts when the fault current threshold is exceeded, charging the capacitor with 36 μ A from GND towards an upper threshold of 1.4 V. If the capacitor reaches the upper threshold, the internal pass MOSFET is turned off. The MOSFET will stay off until EN is cycled if a latching version is used. If an auto-retry version is used, the capacitor will discharge at 5 μ A to 0.2 V and then re-enable the pass MOSFET. When the device is disabled, CT is pulled to GND through a 100-k Ω resistor.

The timer period must be chosen long enough to allow the external load capacitance to charge. The fault timer period is selected using the following formula where T_{FAULT} is the minimum timer period in seconds and C_{CT} is in Farads.

$$C_{CT} = \frac{T_{FAULT}}{38.9 \times 10^3} \tag{1}$$

This equation does not account for component tolerances. In autoretry versions, the second and subsequent retry timer periods will be approximately 85% as long as the first retry period.

In autoretry versions, the fault timer discharges the capacitor for a nominal T_{SD} in seconds with C_{CT} in Farads per the following equation.

$$T_{SD} = 1.0 \times 10^6 \times C_{CT} \tag{2}$$

The nominal ratio of on to off times represents about a 3% duty cycle when a hard fault is present on the output of an autoretry version device.

FLT: Open-drain output that pulls low on any condition that causes the output to open. These conditions are either an overload with a fault time-out, or a thermal shutdown. FLT becomes operational before UV, when V_{IN} is greater than 1 volt.

GND: This is the most negative voltage in the circuit and is used as reference for all voltage measurements unless otherwise specified.

IFLT: A resistor connected from this pin to ground sets the fault current threshold (I_{FAULT}). Currents between the fault current threshold and the current-limit are permitted to flow unimpeded for the period set by the fault timer programmed on C_T. This permits loads to draw momentary surges while maintaining the protection provided by a lower average current-limit. IFLT may not be set below 1 A to maintain the Fault Current-Limit threshold accuracy listed in the RECOMMENDED OPERATING CONDITIONS table. Some parts may not current-limit or fault as expected.

The fault timer implemented by C_T starts charging C_T when current through V_{IN} exceeds I_{FAULT} . If the current doesn't drop below the I_{FAULT} level before V_{CT} reaches its upper threshold, the output will be shut off. The fault current resistor is set by the following formula where I_{FAULT} is in Amperes (A) and R_{RFLT} is in ohms (Ω).

$$R_{IFLT} = \frac{200 \, k\Omega}{I_{FAULT}} \tag{3}$$

IMAX: A resistor connected from this pin to ground sets I_{MAX} . The TPS2420 device limits current to I_{MAX} . If the current does not drop below the I_{FAULT} level before the timer times out then the output shuta off. R_{MAX} is set by the formula:

$$R_{\text{IMAX}} = \frac{201 \text{k}\Omega}{I_{\text{IMAX}}} \tag{4}$$

 I_{MAX} must be set sufficiently larger than I_{FAULT} to ensure that I_{MAX} could never be less than I_{FAULT} , even after taking tolerances into account.

 $\overline{\textbf{EN}}$: When this pin is pulled low, the device is enabled. The input threshold is hysteretic, allowing the user to program a startup delay with an external RC circuit. $\overline{\textbf{EN}}$ is pulled to V_{IN} by a 10-M Ω resistor, pulled to GND by 16.8 M Ω and is clamped to ground by a 7-V Zener diode. Because high impedance pullup/down resistors are used to reduce current draw, any external FET controlling this pin should be low leakage.



VIN: Input voltage to the TPS2420 device. The recommended operating voltage range is 3 V to 18 V. All VIN pins should be connected together and to the power source.

VOUT: Output connection for the TPS2420 device. When switched on the output voltage will be approximately:

$$V_{OUT} = V_{IN} - 0.04 \times I_{OUT} \tag{5}$$

All V_{OUT} pins must be connected together and to the load.

LTCH: When pulled low the TPS2420 device attempts to restart after a fault. If left floating or pulled high the TPS2420 device latches off after a fault. This pin is internally clamped at 3 V and is pulled to the internal 3-V supply by diode in series with a 100-k Ω resistor.

PG: Active low, Open Drain output, Power Good indicates that there is no fault condition and the output voltage is within 0.5 V of the input voltage. PG becomes operational before UV, whenever V_{IN} is greater than 1 V.

IMON: This is a scaled analog output of I_{VIN} . Select R_{IMON} based on the maximum allowed A/D input voltage (V_{AD_FS}) and the desired full-scale current in VIN (I_{VIN_FS}) per the following equation

$$R_{IMON} = \frac{63 k\Omega \times V_{AD_IN(max)}}{I_{LOAD(max)}}$$
(6)


This pin is clamped at 2.5 V to protect A/D converters. It is recommended that I_{MON} be ignored until after \overline{PG} asserts because the I_{MON} output is accurate only after $V_{OUT} > 3$ V.

Submit Documentation Feedback



TYPICAL CHARACTERISTICS

CURRENT-LIMIT vs JUNCTION TEMPERATURE



T_J - Junction Temperature - °C

Figure 1.

POWER LIMIT JUNCTION TEMPERATURE




Figure 3.

FAULT CURRENT vs JUNCTION TEMPERATURE




Figure 2.

SUPPLY CURRENT JUNCTION TEMPERATURE




Figure 4.



TYPICAL CHARACTERISTICS (continued) OUTPUT CURRENT FAULT-TIMER THRESHOLD VOLTAGE

VS JUNCTION TEMPERATURE -32.0 I_{LOAD} = 2 A -32.2 -32.4 - Output Current - µA -32.6 -32.8 -33.0 -33.2 -33.4 -33.6 -33.8-34.0-50 0 50 100 150

FAULT-TIMER THRESHOLD VOLTAGE VS JUNCTION TEMPERATURE




Figure 5.

 T_J - Junction Temperature - °C

Figure 6.

Submit Documentation Feedback



TYPICAL CHARACTERISTICS




Figure 7. 12-V Startup into 15-Ω, 700-μF Load

Figure 8. 12-V Input Added to an $8-\Omega$ Load




Figure 9. Failed Startup into a $4-\Omega$ Load

Figure 10. 12-V Soft Overload, 3-A to 4.2-A, Power Limit Not Tripped








Figure 11. Firm Overload, 3-A to 5.4 A, Power Limit Tripped

Figure 12. 12-V Hard Overload, 3.6-A Load then Short




Figure 13. Power Dissipation During 12-V Startup into a 60- $\Omega,\,800\text{-}\mu\text{F}$ Load

Figure 14. Power Dissipation During 12-V Startup into a 15- $\Omega,\,140\text{-}\mu\text{F}$ Load

Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)




Figure 15. Startup into a $1-\Omega$ Load

Figure 16. Firm Overload, Load Stepped From 3.8 A to 5.5 A




Figure 17. Hard Overload, Load Stepped from 3.8 A to 7.1 A



APPLICATION INFORMATION

If $\overline{\text{EN}}$ is tied to GND at startup and V_{IN} does not ramp quickly the TPS2420 device can turn off momentarily then on during startup. This can happen if a capacitive load momentarily pulls down the input voltage below the UV threshold. If necessary, this can be avoided by delaying $\overline{\text{EN}}$ assertion until V_{IN} is fully up.

Maximum Load

The power limiting function of the TPS2420 device provides very effective protection for the internal FET. Expectedly, there is a supply voltage dependent maximum load which the device will be able to power up. Loads above this level may cause the device to shut off current before startup is complete. Neglecting any load capacitance, the maximum load (minimum load resistance) is calculated using the equation;

$$R_{MIN} = \frac{V_{IN}^2}{12} \tag{7}$$

Adding load capacitance may reduce the maximum load which can be present at startup.

Transient Protection

The need for transient protection in conjunction with hot-swap controllers should always be considered. When the TPS2420 device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. Such transients can easily exceed twice the supply voltage if steps are not taken to address the issue. Typical methods for addressing transients include;

- · Minimizing lead length and inductance into and out of the device
- Voltage Suppressors (TVS) on the input to absorb inductive spikes
- Schottky diode across the output to absorb negative spikes
- A combination of ceramic and electrolytic capacitors on the input and output to absorb energy
- · Use PCB GND plane

The following equation estimates the magnitude of these voltage spikes:

$$V_{SPIKE(absolute)} = V_{NOM} + I_{LOAD} \times \sqrt{\frac{1}{C}}$$

where

- V_{NOM} is the nominal supply voltage
- I_{LOAD} is the load current
- C is the capacitance present at the input or output of the TPS2420 device
- L equals the effective inductance seen looking into the source or the load

Calculating the inductance due to a straight length of wire is shown in Equation 9.

$$L_{straightwire} \approx 0.2 \times L \times In \left(\frac{4 \times L}{D} - 0.75 \right) \, \left(nH \right)$$

where

· L is the length of the wire

D is diameter of the wire

Some applications may require the addition of a TVS to prevent transients from exceeding the absolute ratings if sufficient capacitance cannot be included.



APPLICATION INFORMATION

Operation

When load current exceeds the user programmed fault limit (I_{FAULT}) during normal operation the fault timer starts. If load current drops below the I_{FAULT} threshold before the fault timer expires, normal operation continues. If load current stays above the I_{FAULT} threshold the fault timer expires and a fault is declared. When a fault is declared a device operating in latch mode turns off and can be restarted by cycling power or toggling the \overline{EN} signal. A device operating in retry mode attempts to turn on at a 3% duty cycle until the fault is cleared. When the I_{MAX} limit is reached during a fault the device goes into current-limit and the fault timer keeps running. I_{MAX} can be programmed by the user by connecting a resistor from the IMAX pin to GND.

Startup

When power is first applied to a load with discharged capacitors there is a large inrush current. The inrush is controlled by the TPS2420 device by initially entering the power limit mode and turning on the fault timer. See Figure 19. As the charge builds on the capacitor, the current increases to I_{MAX} . When the capacitor is fully charged, current output is set by the dc load value, The fault timer is turned off. The FET is then fully enhanced and the power good signal is true.

In order to start properly, the fault timer must be set to exceed the capacitor charge time.

When the load has a resistive component as well as capacitive, the fault time needs to be increased because current to the resistive load is unavailable to charge the capacitor. The startup time for some selected loading is given in Table 1.

Table 1 data was taken with I_{FAULT} set to 4 A and I_{MAX} set to 5 A. Lower current settings of the TPS2420 device do not have a great influence on the start up timer because of operation at power limit. Load capacitance and do resistance was selected for a measured start time. The start time is measured from the assertion of the EN pin to the assertion of the PG pin.

INPUT VOLTAGE (V)	LOAD CAPACITANCE (µF)	DC LOAD RESISTANCE (Ω)	START TIME (ms)		
		OPEN	2.5		
	220	5	2.7		
F		12	2.6		
5		OPEN	4		
	1000	5	4		
		12	4		
		OPEN	4.4		
	220	5	No start		
10		12	7		
12		OPEN	14		
	1000	5	No start		
		12	23		

Table 1. Start Time for Input Voltage and Output Loading⁽¹⁾

(1) $I_{FAULT} = 4 A$, $I_{MAX} = 5 A$.

Some combinations of loading and current-limit settings exceed the 5-W power limit of the internal MOSFET. The output voltage will not turn on regardless of the fault time setting. One way to work with the physical limits that create this problem is to allow the power manager to charge only the capacitive component of the load and use the \overline{PG} signal to turn on the resistive component. This is common usage in dc-to-dc converters and other electrical equipment with power good inputs.

ISTRUMENTS



Start Up Into a Short

The controller attempts to power on into a short for the duration of the timer. Figure 20 shows a small current resulting from power limiting the internal MOSFET. This happens only once for the latch off mode. For the retry mode, Figure 24 shows this cycle repeating at an interval based on the C_T time.

Shutdown Modes

Hard Overload - Fast Trip

When a hard overload causes the load current to exceed $1.6 \times I_{MAX}$ the TPS2420 device immediately shuts off current to the load without waiting for the fault timer to expire. After such a shutoff the TPS2420 device enters into startup mode and attempts to apply power to the load.

If the hard overload is caused by a current transient, then a normal startup can be expected with a low probability of disruption to the load, assuming there is sufficient load capacitance to hold up the load during the fractions of a millisecond that make up the fast trip/restart cycle.

If the hard overload is caused by a real, continuous failure then the TPS2420 device goes into current-limit during the attempt at restart. The timer starts and eventually runs out, shutting off current to the load. See the fast trip Figure 22 and Figure 23. When the hard overload occurs the current is turned off, the \overline{PG} pin becomes false, and the \overline{FLT} pin stays false. The \overline{FLT} pin becomes true only when the fault timer times out.

Overcurrent Shutdown

Overcurrent shutdown occurs when the output current exceeds I_{MAX} for the duration of the fault timer. Overcurrent shutdown is the circuit breaker type protection of equipment. Figure 23 shows the step rise in output current. The increased current is on for the duration of the timer. At conclusion of the timer, the output is turned off.

Design Example

The TPS2420 Design shown in Figure 25 supports 12 V to operate a hot plugged disk drive.

The 12 V specification for a disk drive is approximately 1-A operating current and 2-A typical spin-up. Selecting a 2.5 A setting for I_{FAULT} would allow some margin for the operating current and satisfy the start current requirements.

Calculate R_{RFLT} using equation Equation 10 or select it using Table 2.

$$R_{IFLT} = \frac{200 \, k\Omega}{I_{FAULT}} \times \frac{200,000}{2.5} = 80 \, (k\Omega)$$
(10)

The I_{MAX} setting, 3.5 A, is set by R_{RMAX} in Equation 11.

$$R_{IMAX} = \frac{201k\Omega}{I_{IMAX}} \times \frac{201,000}{3.5} = 57.4 \text{ (k\Omega)}$$
(11)



Because I_{FAULT} satisfies the spin up current, the timer can be set for the additional loading of charging the capacitor. Estimate approximately 20 ms. Use either Equation 12 or Table 2 to estimate the capacitance.

$$C_{CT} = \frac{T_{FAULT}}{38.9 \times 10^3} = 20 \times \frac{10^{-3}}{38.9} \times 10^3 = 0.514 \times 10^{-6}$$
(12)

For a scaled analog readback of the current from V_{IN} , set the I_{MON} resistor. In Equation 13, the V_{AD_INMAX} is the desired full scale A/D converter voltage. The largest value of V_{AD_INMAX} 2.5 V. $I_{LOADMAX}$ is the full scale current, 2.5 A.

$$R_{IMON} = \frac{\left(63,000 \times V_{AD_IN(max)}\right)}{I_{LOAD(max)}} = \frac{\left(63,000 \times 2.5\right)}{2.5} = 63 \text{ (k}\Omega\text{)}$$
(13)

The read-back voltage at the IMON pin, V_{IMON} , indicates the instantaneous current output. Using equation Equation 14 again, determine the current output for example, a 1.8-V V_{IMON} . Substitute V_{IMON} for V_{AD_INMAX} and I_{LOAD} for $I_{LOADMAX}$ and solve for I_{LOAD} , (Equation 14).

$$I_{LOAD} = \frac{\left(63,000 \times V_{IMON}\right)}{R_{IMON}} = \frac{\left(63,000 \times 1.8\right)}{62,500} = 1.81 (A)$$
(14)

Layout

Support Components

Locate all TPS2420 support components, R_{SET} , C_T , and others. or any input or output voltage clamps, close to their connection pin. Connect the other end of the component to the inner layer GND without trace length.

PowerPad™

When properly mounted the PowerPad package provides significantly greater cooling ability than an ordinary package. To operate at rated power the Power Pad must be soldered directly to the PC board GND plane directly under the device. The PowerPad is at GND potential and can be connected using multiple vias to inner layer GND. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications.

Refer to Technical Briefs: *PowerPADTM Thermally Enhanced Package* (TI Literature Number SLMA002) and *PowerPADTM Made Easy* (TI Literature Number SLMA004) for more information on using this PowerPadTM package. These documents are available at www.ti.com (Search by Keyword).



APPLICATION PLOTS




Figure 18. Start Up Into an RC Load (PG)

Figure 19. Start Up Into an RC Load (CT)




Figure 20. Start Up Into a Short Circuit Output

Figure 21. Device Output Short

Submit Documentation Feedback






Figure 22. FLT on Device Output Short

Figure 23. Overcurrent Shutdown




Figure 24. Retry Into an Output Short Circuit

Copyright © 2009–2014, Texas Instruments Incorporated

Product Folder Links: *TPS2420*






Figure 25. TPS2420 Reference Design, 12-V, 2.5-A Steady State Current, 5-A Max Current

NOTE

D1, D2, and C1 are required only in systems with significant feed, load inductance, or both.

To alter parameters I_{IAX} , I_{FAULT} , I_{IMON} or C_{CT} use the formulas in the *Pin Description* section or use Table 2 .

Table 2. Typical Design Examples

I _{FAULT} (A)	R _{IFLT} (kΩ)	I _{IMAX} (A)	R _{IMAX} (kΩ)	C _{CT} (µF)	T _{FAULT} (ms)	T _{SD} (ms)	I _{LOAD(max)} (A)	R _{IMON} (kΩ)
1	200	2	100	0.022	0.86	22	1	158
1.5	133	2.5	80.6	0.047	1.83	47	1.5	105
2	100	3	65.5	0.1	3.89	100	2	78.7
2.5	80.6	3.5	56.2	0.22	8.56	220	2.5	63.4
3	65.5	4	49.9	0.47	18.28	470	3	52.3
3.5	56.2	4.5	44.2	0.68	26.45	680	3.5	45.3
4	49.9	5	40.2	1	38.9	1000	4	39.2



REVISION HISTORY

Cł	nanges from Revision A (March, 2010) to Revision B	Page
<u>.</u>	Changed Table 2 - T _{SD} (ms) column values	20
Cł	nanges from Revision B (July 2010) to Revision C	Page
<u>. </u>	Added Feature: UL Listed - File Number E169910	1
Cł	nanges from Revision C (August 2010) to Revision D	Page
•	Added IFLT may not be set below 1 A to maintain the Fault Current Limit threshold accuracy listed in the Electrical Characteristics table. Some parts may not current limit or fault as expected.	
•	Changed Starup section text From: I _{ILIM} set to 5 A To: to I _{MAX} set to 5 A	15
•	Changed Table 1 Note 1 From: I _{ILIM} = 5 A To: I _{MAX} = 5 A	15
•	Changed Hard Overload - Fast Trip section text From: 1.6 × I _{ILIMIT} to 1.6 × I _{MAX}	16
<u>.</u>	Changed Overcurrent Shutdown section text From: I _{ILIMIT} To: I _{MAX}	16
Cł	nanges from Revision D (September 2011) to Revision E	Page
•	Deleted I _{FAULT} , I _{MAX} , C _T Voltage from the ABSOLUTE MAXIMUM RATINGS table	2
Cł	nanges from Revision E (May 2013) to Revision F	Page
•	Deleted the minimum voltage from the voltage range listed in the document title, features list and description	1
•	Added 5-A to document title	1
•	Changed listed to recognized in last FEATURES bullet. Also added 2367 to UL number	1
•	Added SSDs, PCIE, and Fan Control to the APPLICATIONS list	1
•	Added UV turn-on threshold and bus text to the first paragraph of the DESCRIPTION	1
•	Changed 3.0 V to 20.0 V to VIN in the schematic	1
•	Deleted PRODUCT INFORMATION table	2



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2420RSAR	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 2420	Samples
TPS2420RSAT	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 2420	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2420RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS2420RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 20-Apr-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2420RSAR	QFN	RSA	16	3000	346.0	346.0	33.0
TPS2420RSAT	QFN	RSA	16	250	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No—leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RSA (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES:

A. All linear dimensions are in millimeters



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated