# Integrated Critical Mode PFC/Quasi-Resonant Current Mode PWM Controller

# FAN6921ML

### **Description**

The highly integrated FAN6921ML combines a Power Factor Correction (PFC) controller and a Quasi−Resonant PWM controller. Integration provides cost effect design and allows for fewer external components. For PFC, FAN6921ML uses a controlled on−time technique to provide a regulated DC output voltage and to perform natural power factor correction. With an innovative THD optimizer, FAN6921ML can reduce input current distortion at zero−crossing duration to improve THD performance.

For PWM, FAN6921ML enhances the power system performance through valley detection, green−mode operation, and high / low line over power compensation. FAN6921ML provides: secondary−side open−loop and over−current protection, external latch triggering, adjustable over−temperature protection by RT pin and external NTC resistor, internal over–temperature shutdown, V<sub>DD</sub> pin OVP, and DET pin over−voltage for output OVP, and brown−in/out for AC input voltage under−voltage protection (UVP).

The FAN6921ML controller is available in a 16−pin small outline package (SOP).

### **Features**

- Integrated PFC and Flyback Controller
- Critical Mode PFC Controller
- Zero−Current Detection for PFC Stage
- Quasi−Resonant Operation for PWM Stage
- Internal Minimum t<sub>OFF</sub> 8 us for QR PWM Stage
- Internal 10 ms Soft−Start for PWM
- Brownout Protection
- H/L Line Over−Power Compensation (OPC)
- Latched Protection (FB Pin)
	- ♦ Over−Power/ Overload Protection
	- ♦ Short−Circuit Protection
	- ♦ Open−Loop Protection
- Externally Latch Triggering (RT Pin)
- Adjustable Over−Temperature Latched (RT Pin)
- VDD Pin & Output Voltage OVP (Latched)
- Internal Temperature Shutdown (140°C)
- This is a Pb−Free Device

### **Applications**

- AC/DC NB Adapters
- Open−Frame SMPS
- Battery Charger



- $P = Y = Green Package$
- $M =$ Manufacture Flow Code

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [19](#page-18-0) of this data sheet.

# **APPLICATION DIAGRAM**

<span id="page-1-0"></span>

**Figure 1. Typical Application**

# **INTERNAL BLOCK DIAGRAM**

<span id="page-2-0"></span>

**Figure 2. Functional Block Diagram**

# **PIN CONFIGURATION**



**Figure 3. Pin Configuration**

## **PIN DEFINITIONS**



### **PIN DEFINITIONS** (continued)

![](_page_4_Picture_296.jpeg)

## **ABSOLUTE MAXIMUM RATINGS**

![](_page_4_Picture_297.jpeg)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

2. All voltage values, except differential voltages, are given with respect to the GND pin.

3. All pins including HV pin: CDM =  $750$  V, HBM =  $1000$  V.

### **RECOMMENDED OPERATING CONDITIONS**

![](_page_4_Picture_298.jpeg)

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

![](_page_5_Picture_564.jpeg)

# **ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub> = 15 V and T<sub>A</sub> = -40~105°C (T<sub>A</sub> = T<sub>J</sub>), unless otherwise noted)

V<sub>INV−L</sub> Clamp Low Feedback Voltage 2.25 2.30 2.35 V

V<sub>INVH</sub> / V<sub>REF</sub>,<br>RANGE = Ground

1.04 − 1.08

![](_page_6_Picture_598.jpeg)

### **ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub> = 15 V and T<sub>A</sub> = −40~105°C (T<sub>A</sub> = T<sub>J</sub>), unless otherwise noted) (continued)

![](_page_7_Picture_562.jpeg)

![](_page_7_Picture_563.jpeg)

**Feedback Input Section**

![](_page_7_Picture_564.jpeg)

### <span id="page-8-0"></span>**ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub> = 15 V and T<sub>A</sub> = −40~105°C (T<sub>A</sub> = T<sub>J</sub>), unless otherwise noted) (continued)

![](_page_8_Picture_464.jpeg)

### **Current Sense Section**

![](_page_8_Picture_465.jpeg)

### **RT Pin Over−Temperature Protection Section**

![](_page_8_Picture_466.jpeg)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Guaranteed by design.

### **TYPICAL PERFORMANCE CHARACTERISTICS**

(These characteristic graphs are normalized at  $T_A = 25^{\circ}C$ )

![](_page_9_Figure_3.jpeg)

**Figure 4. Turn−On Threshold Voltage Figure 5. PWM−Off Threshold Voltage**

![](_page_9_Figure_5.jpeg)

![](_page_9_Figure_7.jpeg)

![](_page_9_Figure_9.jpeg)

Figure 10. PFC Output Feedback Reference Voltage Figure 11. PFC Gate Output Clamping Voltage

![](_page_9_Figure_11.jpeg)

![](_page_9_Figure_13.jpeg)

Figure 6. Turn−Off Threshold Voltage Figure 7. V<sub>DD</sub> Over-Voltage Protection Threshold

![](_page_9_Figure_15.jpeg)

Figure 8. Startup Current **Figure 9. Operating Current** 

![](_page_9_Figure_17.jpeg)

### **TYPICAL PERFORMANCE CHARACTERISTICS**

(These characteristic graphs are normalized at  $T_A = 25^{\circ}C$ ) (continued)

![](_page_10_Figure_3.jpeg)

![](_page_10_Figure_5.jpeg)

**Figure 14. PWM Gate Output Clamping Voltage Figure 15. PWM Maximum On Time**

![](_page_10_Figure_7.jpeg)

**Figure 16. Beginning of Green−On Mode at VFB Figure 17. Beginning of Green−Off Mode at VFB**

![](_page_10_Figure_9.jpeg)

**Figure 18. PWM Minimum Off Time for**  $V_{FB} > V_N$  **<b>Figure 19. PWM Minimum Off Time for**  $V_{FB} = V_G$ 

![](_page_10_Figure_11.jpeg)

**Figure 12. PFC Maximum On−Time Figure 13. PFC Peak Current Limit Voltage**

![](_page_10_Figure_13.jpeg)

![](_page_10_Figure_15.jpeg)

![](_page_10_Figure_17.jpeg)

# **TYPICAL PERFORMANCE CHARACTERISTICS**

(These characteristic graphs are normalized at  $T_A = 25^{\circ}C$ ) (continued)

![](_page_11_Figure_3.jpeg)

Figure 20. Lower Clamp Voltage of DET Pin Figure 21. Reference Voltage for Output

![](_page_11_Figure_5.jpeg)

**Figure 22. Internal Source Current of RT Pin Figure 23. Over−Temperature Protection**

![](_page_11_Figure_7.jpeg)

**Over−Voltage Protection of DET Pin**

![](_page_11_Figure_9.jpeg)

**Threshold Voltage of RT Pin**

### **FUNCTIONAL DESCRIPTION**

#### **PFC Stage**

#### *Multi−Vector Error Amplifier and THD Optimizer*

For better dynamic performance, faster transient response, and precise clamping on PFC output, FAN6921ML uses a transconductance type amplifier with proprietary innovative multi−vector error amplifier. The schematic diagram of this amplifier is shown in Figure 24. The PFC output voltage is detected from the INV pin by an external resistor divider circuit that consists of  $R_1$  and  $R_2$ . When PFC output variation voltage reaches 6% over or under the reference voltage of 2.5 V, the multi−vector error amplifier adjusts its output sink or source current to increase the loop response to simplify the compensated circuit.

![](_page_12_Figure_5.jpeg)

**Figure 24. Multi−Vector Error Amplifier**

The feedback voltage signal on the INV pin is compared with reference voltage 2.5 V, which makes the error amplifier source or sink current to charge or discharge its output capacitor C<sub>COMP</sub>. The COMP voltage is compared with the internally generated sawtooth waveform to determine the on time of PFC gate. Normally, with lower feedback loop bandwidth, the variation of the PFC gate on time should be very small and almost constant within one input AC cycle. However, the power factor correction circuit operating at light−load condition has a defect (zero crossing distortion) that distorts input current and makes the system's Total Harmonic Distortion (THD) worse. To improve the result of THD at light−load condition, especially at high input voltage, an innovative THD optimizer is inserted by sampling the voltage across the current−sense resistor. This sampling voltage on current−sense resistor is added into the sawtooth waveform to modulate the on time of PFC gate, so it is not constant on time within a half AC cycle. The method of operation between THD optimizer and PWM is shown in Figure 25. After THD optimizer processes, around the valley of AC input voltage, the compensated on time becomes wider than the original. The PFC on time, which is around the peak voltage, is narrowed by the THD optimizer. The timing sequences of the PFC MOS and the shape of the inductor current are shown in Figure 26. Figure 27 shows the difference between calculated fixed on time and fixed on time with THD optimizer during a half AC cycle.

![](_page_12_Figure_9.jpeg)

**Figure 25. Multi−Vector Error Amplifier with THD Optimizer**

![](_page_12_Figure_11.jpeg)

**Figure 26. Operation Waveforms of Fixed On Time with and without THD Optimizer**

![](_page_12_Figure_13.jpeg)

**Figure 27. Calculated Waveforms of Fixed On Time with and without THD Optimizer During a Half AC Cycle**

#### *RANGE Pin*

A built−in low voltage MOSFET can be turned on or off according to  $V_{VIN}$  voltage level. The drain pin of this internal MOSFET is connected to the RANGE pin. Figure 28 shows the status curve of V<sub>VIN</sub> voltage level and RANGE impedance (open or ground).

![](_page_13_Figure_3.jpeg)

**Figure 28. Hysteresis Behavior between RANGE Pin and VIN Pin Voltage**

### *Zero−Current Detection (ZCD Pin)*

Figure 29 shows the internal block of zero−current detection. The detection function is performed by sensing the information on an auxiliary winding of the PFC inductor. Referring to Figure 30, when PFC MOS is off, the stored energy of the PFC inductor starts to release to the output load. Then the drain voltage of PFC MOS starts to decrease since the PFC inductor resonates with parasitic capacitance. Once the ZCD pin voltage is lower than the triggering voltage (1.75 V typical), the PFC gate signal is sent again to start a new switching cycle.

If PFC operation needs to be shut down due to abnormal conditions, pull the ZCD pin LOW, with voltage under 0.2 V (typical), to activate the PFC disable function to stop PFC switching operation.

For preventing excessive high switching frequency at light load, a built−in inhibit timer is used to limit the minimum t $_{OFF}$  time. Even if the ZCD signal has been detected, the PFC gate signal is not sent during the inhibit time  $(2.5 \,\mu s \,\text{typical})$ .

![](_page_13_Figure_9.jpeg)

**Figure 29. Internal Block of the Zero−Current Detection**

![](_page_13_Figure_11.jpeg)

#### **Protection for PFC Stage**

*PFC Output Voltage UVP and OVP (INV Pin)*

FAN6921ML provides several kinds of protection for the PFC stage. PFC output over− and under−voltage are essential for PFC stage. Both are detected and determined by INV pin voltage, as shown in Figure 31. When INV pin voltage is over 2.75 V or under 0.45 V, due to overshoot or abnormal conditions, and lasts for a de−bounce time around 70 µs; the OVP or UVP circuit is activated to stop PFC switching operation immediately.

The INV pin is not only used to receive and regulate PFC output voltage, but can also perform PFC output OVP/UVP protection. For failure−mode test, this pin can shut down PFC switching if pin floating occurs.

![](_page_13_Figure_16.jpeg)

**Figure 31. Internal Block of PFC Over− and Under−Voltage Protection**

### *PFC Peak Current Limiting (CSPFC Pin)*

During PFC stage switching operation, the PFC switch current is detected by a current−sense resistor on the CSPFC pin and the detected voltage on this resistor is delivered to an input terminal of a comparator and compared with a threshold voltage 0.6 V (typical). Once the CSPFC pin voltage is higher than the threshold voltage, PFC gate is turned off immediately.

The PFC peak switching current is adjustable by the current−sense resistor. Figure 32 shows the measured waveform of PFC gate and CSPFC pin voltage.

![](_page_14_Figure_4.jpeg)

**Figure 32. Cycle−by−Cycle Current Limiting**

*Brown−in/out Protection (VIN Pin)*

With AC voltage detection, FAN6921ML can perform brown−in/out protection (AC voltage UVP). Figure 33 shows the key operation waveforms. The VIN pin is used to detect AC input voltage level and is connected to AC input by a resistor divider *(refer to Figure [1](#page-1-0))*; therefore, the V<sub>VIN</sub> voltage is proportional to the AC input voltage. When the AC voltage drops; and  $V_{VIN}$  voltage is lower than 1 V for 100 ms, the UVP protection is activated and the COMP pin voltage is clamped to around 1.6 V. Because PFC gate duty is determined by comparing the sawtooth waveform and COMP pin voltage, lower COMP voltage results in narrow PFC on time, so that the energy converged is limited and the PFC output voltage decreases. When INV pin voltage is lower than 1.2 V, FAN6921ML stops all PFC and PWM switching operation immediately until V<sub>DD</sub> voltage drops to turn−off voltage then rises to turn−on voltage again (UVLO).

When the brownout protection is activated, all switching operation is turned off, the  $V_{DD}$  voltage enters hiccup mode up and down continuously. Until  $V_{VIN}$  voltage is higher than

1.2 V (typical) and  $V_{DD}$  reaches turn–on voltage again, the PWM and PFC gate is sent out.

The measured waveforms of brown−in/out protection are shown in Figure 34.

![](_page_14_Figure_11.jpeg)

**Figure 33. Operation Waveforms of Brown−in/out Protection**

![](_page_14_Figure_13.jpeg)

**Figure 34. Measured Waveform of Brown−in/out Protection (Adapter Application)**

### <span id="page-15-0"></span>**PWM Stage**

#### *HV Startup and Operating Current (HV Pin)*

The HV pin is connected to the AC line through a resistor *(refer to Figure [1\)](#page-1-0)*. With a built−in high−voltage startup circuit, when AC voltage is applied to power system, FAN6921ML provides a high current to charge external V<sub>DD</sub> capacitor to accelerate controller's startup time and build up normal rated output voltage within three seconds. To save power consumption, after V<sub>DD</sub> voltage exceeds turn−on voltage and enters normal operation; this high voltage startup circuit is shut down to avoid power loss from startup resistor.

Figure 35 shows the characteristic curve of  $V_{DD}$  voltage and operating current  $I_{DD}$ . When  $V_{DD}$  voltage is lower than V<sub>DD</sub>–PWM–OFF, FAN6921ML stops all switching operation and turns off some unnecessary internal circuit to reduce operating current. By doing so, the period from V<sub>DD</sub>–PWM–OFF to V<sub>DD</sub>–OFF can be extended and the hiccup mode frequency can be decreased to reduce the input power in case of output short circuit. Figure 36 shows the typical waveforms of V<sub>DD</sub> voltage and gate signal at hiccup mode operation.

![](_page_15_Figure_5.jpeg)

**Figure 35. VDD vs. IDD−OP Characteristic Curve**

![](_page_15_Figure_7.jpeg)

![](_page_15_Figure_8.jpeg)

### *Green−Mode Operation and PFC−ON / OFF Control (FB Pin)*

Green mode is used to further reduce power loss in the system (e.g. switching loss). It uses an off–time modulation technique to regulate switching frequency according to FB pin voltage. When output loading is decreased, FB voltage becomes lower due to secondary feedback movement and the t<sub>OFF−MIN</sub> is extended. After t<sub>OFF−MIN</sub> (determined by FB

voltage), the internal valley detection circuit is activated to detect the valley on the drain voltage of the PWM switch. When the valley signal is detected, FAN6921ML outputs PWM gate signal to turn on the switch and begin a new switching cycle.

With green mode and valley detection, at light load condition; power system can perform extended valley switching at DCM operation and further reduce switching loss for better conversion efficiency. The FB pin voltage versus t<sub>OFF−MIN</sub> time characteristic curve is shown in Figure 37. As Figure 37 shows, FAN6921ML can extend  $t_{\text{OFF}}$  time up to 2.5 ms, which is around 400 Hz switching frequency.

Referring to Figure [1](#page-1-0) and Figure [2](#page-2-0), the FB pin voltage is not only used to receive secondary feedback signal to determine gate on time, but also determines PFC stage on or off status. At no−load or light−load conditions, if PFC stage is set to be off; that can reduce power consumption from PFC stage switching device and increase conversion efficiency. When output loading is decreased, the FB pin voltage becomes lower and, therefore, the FAN6921ML can detect the output loading level according to the FB pin voltage to control the on / off status of the PFC part.

![](_page_15_Figure_14.jpeg)

**Figure 37. VFB Voltage vs. tOFF−MIN Time Characteristic Curve**

*Valley Detection (DET Pin)*

When FAN6921ML operates in green mode, t<sub>OFF−MIN</sub> is determined by the green mode circuit according to FB pin voltage level. After t<sub>OFF</sub>-MIN, the internal valley detection circuit is activated. During the off time of the PWM switch, when transformer inductor current discharges to zero; the transformer inductor and parasitic capacitor of PWM switch start to resonate concurrently. When the drain voltage on the PWM switch falls, the voltage across on auxiliary winding VAUX also decreases since auxiliary winding is coupled to primary winding. Once the VAUX voltage resonates and falls to negative, VDET voltage is clamped by the DET pin (*refer to Figure [38](#page-16-0)*) and FAN6921ML is forced to flow out a current  $I<sub>DET</sub>$ . FAN6921ML reflects and compares this  $I<sub>DET</sub>$ current. If this source current rises to a threshold current, PWM gate signal is sent out after a fixed delay time (200 ns typical).

<span id="page-16-0"></span>![](_page_16_Figure_1.jpeg)

**Figure 38. Valley Detection**

![](_page_16_Figure_3.jpeg)

**Figure 39. Measured Waveform of Valley Detection**

*High / Low Line Over−Power Compensation (DET Pin)* Generally, when the power switch turns off, there is a delay from gate signal falling edge to power switch off. This delay is produced by an internal propagation delay of the controller and the turn−off delay of the PWM switch due to gate resistor and gate–source capacitor C<sub>ISS</sub> of PWM switch. At different AC input voltage, this delay time produces different maximum output power under the same PWM current limit level. Higher input voltage generates higher maximum output power since applied voltage on primary winding is higher and causes higher rising slope inductor current. It results in higher peak inductor current at the same delay. Furthermore, under the same output wattage, the peak switching current at high line is lower than at low line. Therefore, to make the maximum output power close at different input voltages, the controller needs to regulate VLIMIT of the CSPWM pin to control the PWM switch current.

Referring to Figure 40, during the on time of the PWM switch, the input voltage is applied to primary winding and the voltage across on auxiliary winding,  $V_{AUX}$ , is proportional to primary winding voltage. As the input voltage increases, the reflected voltage on auxiliary winding VAUX rises as well. FAN6921ML also clamps the DET pin voltage and flows out a current I<sub>DET</sub>. Since the current, I<sub>DET</sub>, is in accordance with V<sub>AUX</sub>, FAN6921ML can depend on this current  $I<sub>DET</sub>$  during PWM on time to regulate the current limit level of the PWM switch to perform high / low line over−power compensation. As the input voltage increases, the reflected voltage on the auxiliary winding, VAUX, becomes higher (as well as the current  $I_{\text{DET}}$ ) and the controller regulates the  $V_{LIMIT}$  to a lower level.

The  $R<sub>DET</sub>$  resistor is connected from auxiliary winding to the DET pin. Engineers can adjust this  $R<sub>DET</sub>$  resistor to get proper VLIMIT voltage to fit power system needs. The characteristic curve of I<sub>DET</sub> current vs. V<sub>LIMIT</sub> voltage on CSPWM pin is shown in Figure 41.

$$
I_{\text{DET}} = \left[ V_{\text{IN}} \times (N_A / N_P) \right] / R_{\text{DET}} \tag{eq. 1}
$$

where  $V_{IN}$  is input voltage;  $N_A$  is turn number of auxiliary winding; and N<sub>P</sub> is turn number of primary winding.

![](_page_16_Figure_11.jpeg)

**Figure 40. Relationship between V<sub>AUX</sub> and V<sub>IN</sub>** 

![](_page_16_Figure_13.jpeg)

**Figure 41. IDET Current vs. VLIMIT Voltage Characteristic Curve**

*Leading−Edge Blanking (LEB)*

When the PFC or PWM switches are turned on, a voltage spike is induced on the current−sense resistor due to the reciprocal effect by reverse recovery energy of the output diode and C<sub>OSS</sub> of power MOSFET. To prevent this spike, a leading−edge blanking time is built−in and a small RC filter is recommended between the CSPWM pin and GND (e.g.  $100 \Omega$ , 470 pF).

#### **Protection for PWM Stage**

#### *VDD Pin Over−Voltage Protection (OVP)*

V<sub>DD</sub> over–voltage protection is used to prevent device damage once V<sub>DD</sub> voltage is higher than device stress rating voltage. In case of  $V_{DD}$  OVP, the controller stops all switching operation immediately and enters latch−off mode until the AC plug is removed.

### *Adjustable Over−Temperature Protection and Externally Latch Triggering (RT Pin)*

Figure 42 is a typical application circuit with an internal block of RT pin. As shown, a constant current  $I_{RT}$  flows out from the RT pin, so the voltage  $V_{RT}$  on RT pin can be obtained as  $I_{RT}$  current multiplied by the resistor, which consists of NTC resistor and RA resistor. If the RT pin voltage is lower than 0.8 V and lasts for a debounce time, latch mode is activated and stops all PFC and PWM switching.

The RT pin is usually used to achieve over−temperature protection with a NTC resistor and provides external latch triggering for additional protection. Engineers can use an external triggering circuit (e.g. transistor) to pull low the RT pin and activate controller latch mode.

Generally, the external latch triggering needs to activate rapidly since it is usually used to protect power system from abnormal conditions. Therefore, the protection debounce time of the RT pin is set to around 100 us once RT pin voltage is lower than 0.5 V.

For over−temperature protection, because the temperature would not change immediately; the RT pin voltage is reduced slowly as well. The debounce time for adjustable OTP should not need a fast reaction. To prevent improper latch triggering on the RT pin due to exacting test conditions (e.g. lightning test); when the RT pin triggering voltage is higher than 0.5 V, the protection debounce time is set to around 10 ms. To avoid improper triggering on the RT pin, it is recommended to add a small value capacitor (e.g. 1000 pF) paralleled with NTC and  $R_A$  resistor.

![](_page_17_Figure_9.jpeg)

**Figure 42. Adjustable Over−Temperature Protection**

#### *Output Over−Voltage Protection (DET Pin)*

WM transformer inductor; the voltage across on auxiliary winding is reflected from secondary winding and therefore the flat voltage on the DET pin is proportional to the output voltage. FAN6921ML can sample this flat voltage level after a tOFF blanking time to perform output over−voltage protection. This t<sub>OFF</sub> blanking time is used to ignore the voltage ringing from leakage inductance of PWM transformer. The sampled flat voltage level is compared with internal threshold voltage 2.5 V and, once the protection is activated, FAN6921ML enters latch mode.

The controller can protect rapidly by this kind of cycle−by−cycle sampling method in the case of output over voltage. The protection voltage level can be determined by the ratio of external resistor divider  $R_A$  and  $R_{\text{DET}}$ . The flat voltage on DET pin can be expressed by the following equation:

$$
V_{DET} = (N_A / N_S) \times V_O \times \frac{R_A}{R_{DET} + R_A}
$$
 (eq. 2)

![](_page_17_Figure_15.jpeg)

**Over−Voltage Detection**

### <span id="page-18-0"></span>*Open−Loop, Short−Circuit, and Overload Protection (FB Pin)*

Referring to Figure 44, outside of FAN6921ML; the FB pin is connected to the collector of transistor of an optocoupler. Inside of FAN6921ML, the FB pin is connected to an internal voltage bias through a resistor of  $\sim$ 5 k $\Omega$ .

As the output loading is increased, the output voltage is decreased and the sink current of transistor of optocoupler on primary side is reduced. So the FB pin voltage is increased by internal voltage bias. In the case of an open loop, output short circuit, or overload conditions; this sink current is further reduced and the FB pin voltage is pulled to high level by internal bias voltage. When the FB pin voltage is higher than 4.2 V for 50 ms, the FB pin protection is activated.

![](_page_18_Figure_4.jpeg)

**Figure 44. FB Pin Open−Loop, Short Circuit, and Overload Protection**

### **ORDERING INFORMATION**

![](_page_18_Picture_202.jpeg)

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### *Under−Voltage Lockout (UVLO, VDD Pin)*

Referring to Figure [35](#page-15-0) and Figure [36](#page-15-0), the turn−on and turn–off V<sub>DD</sub> threshold voltages are fixed at 18 V and 10 V, respectively. During startup, the hold–up capacitor (V<sub>DD</sub> capacitor) is charged by the HV startup current until  $V_{DD}$ voltage reaches the turn−on voltage. Before the output voltage rises to rated voltage and delivers energy to the V<sub>DD</sub> capacitor from auxiliary winding, this hold−up capacitor has to sustain the  $V_{DD}$  voltage energy for operation. When  $V_{DD}$ voltage reaches turn−on voltage, FAN6921ML starts all switching operation if no protection is triggered before  $V_{DD}$ voltage drops to turnoff voltage V<sub>DD−PWM</sub>−OFF.

![](_page_19_Picture_2.jpeg)

**SOIC−16, 150 mils** CASE 751BG−01 ISSUE O

DATE 19 DEC 2008

![](_page_19_Figure_5.jpeg)

![](_page_19_Picture_235.jpeg)

**TOP VIEW**

![](_page_19_Figure_9.jpeg)

![](_page_19_Figure_10.jpeg)

**SIDE VIEW END VIEW**

#### **Notes:**

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.

![](_page_19_Picture_236.jpeg)

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)