onsemi

PWM Buck Regulator, High Performance, Synchronous Voltage Mode, 65 V, 6 A FAN65004C

Description

FAN65004C is a wide VIN highly efficient synchronous buck regulator, with integrated high side and low side power MOSFETs. The device incorporates a fixed frequency voltage mode PWM controller supporting a wide voltage range from 4.5 V to 65 V and can handle continuous currents up to 6 A.

FAN65004C includes a 0.67% accurate reference voltage to achieve tight regulation. The switching frequency can be programmed from 100 kHz to 1 MHz. To improve efficiency at light load condition, the device can be set to discontinuous conduction mode with pulse skipping operation.

FAN65004C has dual LDOs to minimize power loss and integrated current sense circuit that provides cycle–by–cycle current limiting. This single phase buck regulator offers complete protection features including Over current protection, Thermal shutdown, Under–voltage lockout, Over voltage protection, Under voltage protection and Short–circuit protection.

FAN65004C uses **onsemi**'s high performance PowerTrench[®] MOSFETs that reduces ringing in switching applications. FAN65004C integrates the controller, driver, and power MOSFETs into a thermally enhanced, compact 6 x 6 mm PQFN package. With an integrated approach, the complete DC/DC converter is optimized from the controller and driver to MOSFET switching performance, delivering a high power density solution.

Features

- Wide Input Voltage Range: 4.5 V to 65 V
- Continuous Output Current: 6 A
- Fixed Frequency Voltage Mode PWM Control with Input Voltage Feed-forward
- 0.6 V Reference Voltage with 0.67% Accuracy
- Adjustable Switching Frequency: 100 kHz to 1 MHz
- Dual LDOs for Single Supply Operation and to Reduce Power Loss
- Selectable CCM PWM Mode or PFM Mode for Light Loads
- External Compensation for Wide Operation Range
- Adjustable Soft–Start & Pre–Bias Startup
- Enable Function with Adjustable Input Voltage Under-Voltage-Lock-Out (UVLO)
- Power Good Indicator
- Over Current Protection, Thermal Shutdown, Over Voltage Protection, Under Voltage Protection and Short-circuit Protection
- High Performance Low Profile 6 mm x 6 mm PQFN Package
- This Device is Pb-Free and RoHS Compliant



PQFN35 6x6 CASE 483BE

MARKING DIAGRAM 1 0 FAN 65004C AWLYYWWG FAN65004C = Specific Device Code = Assembly Location А WL = Wafer Lot YY = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information on page 23 of this data sheet.

Applications

- High Voltage POL Module
- Telecommunications: Base Station Power Supplies
- Networking: Computing, Battery Management Systems, USB-PD
- Industrial Equipment: Automation, Power Tools, Slot Machines

TYPICAL APPLICATION




Figure 1. Typical Application

V _{IN} (V)	V _o (V)	L (µH)	L to be used (μH)	C _O from V _{O_RIPPLE} (μF)	C _O from V _{OS} (μF)	C _O from V _{US} (μF)	C _O to be used	R10 (Ω)	R11 (Ω)	R9 (Ω)	R8 (Ω)	C9 (F)	C7 (F)	C8 (F)	f _{CO} (Hz)	Phase margin (º)	RT (=R6) (Ω)
35	24	16.762		2.6	30.9	65.2			718.2					18.0k	69.4		
35	28	12.444		2.2	22.7	83.5			613.4	1					22.6k	67.5	
35	30	9.524		2.1	19.8	103.6			571.6	1					22.6k	67.5	
48	24	26.667		2.6	30.9	30.9			718.2	1							
48	28	25.926	22.00	2.2	22.7	31.4	75.2	28010	613.4	365	1.0k	2.7n	220n	470p			3.75E+04
48	30	25.000		2.1	19.8	32.3			571.6								
60	24	32.000	1	2.6	30.9	20.8			718.2	1							
60	28	33.185	1	2.2	22.7	19.9			613.4	1							
60	30	33.333	1	2.1	19.8	19.8			571.6	1							

Table 1. APPLICATION DESIGN EXAMPLE

NOTE: *lout = 6 A, Fsw = 300 KHz

BLOCK DIAGRAM




Figure 2. Block Diagram

PIN CONFIGURATION




Figure 3. Pin Assignment (Bottom View)

Table 2. PIN DESCRIPTION

Name	Pin/Pad	Description
VIN	1–3, 31–35, VIN Pad	Input voltage to power stage
PGND	4-6, PGND Pad	Power ground for power stage and PVCC
SW	7–10	Switching node, junction of high- and low-side MOSFETs
NC	11	No Connection
LG	12	Gate of low side MOSFET
MODE	13	Configures pulse modulation/frequency synchronization modes. See MODE description for details
ILIM	14	Connect a resistor to GND to set the high-side MOSFET peak current limit
FB	15	Feedback Voltage Input
COMP	16	Output of internal error amplifier for external compensation
SS	17	Set up soft-start time. Connect a capacitor between SS and PGND to set the soft start time. If left floating, part enters hiccup mode
GND	18, 25	Analog ground for VCC, RT, SYNC, MODE, etc.
RT	19	Connect a resistor to GND to set switching frequency. If left floating, part enters hiccup mode
PGOOD	20	Power good indicator, open-drain output. Level HIGH indicates V _{OUT} is within set limits
SYNC	21	The pin is used to synchronize frequency in when in Non-Master mode or out when in master mode
EN/UVLO	22	Enable/VIN Under-Voltage-Lockout set pin. When used as enable function in-dependent of input voltage, connect this pin to a voltage > 1.22 V to enable or PGND to disable. When used as enable function at specific input voltage level, connect a resistor divider between input voltage and PGND to this pin
VCC	23	Bias power for internal analog circuits
PVCC	24	LDO output and the bias supply for gate driver circuit
EXTBIAS	26	Input voltage to the secondary LDO. Typically connect to V_O when $V_O \geq 5 \ V$

Table 2. PIN DESCRIPTION (continued)

Name	Pin/Pad	Description
HVBIAS	27	Input voltage to the primary LDO. Also used for the feed-forward function. Connect it to power stage input with a small RC filter
VINMON	28	Current sense positive pin. Do NOT connect anything
BOOT	29	Bootstrap supply for high-side driver. Connect a low impedance capacitor between this pin and PH pin
PH	30	High-side source connection (SW node) for the bootstrap capacitor

Table 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Мах	Unit
V _{IN}	VIN Pin Voltage (System Supply) with regard to PGND	-0.3	70	V
V _{HVBIAS}	HVBIAS Pin Voltage with regard to PGND	-0.3	70	
V _{EXTBIAS}	EXTBIAS Pin Voltage with regard to PGND	-0.3	70	
V _{EN/UVLO}	EN/UVLO Pin Voltage with regard to PGND	-0.3	8.4	
V _{PH}	PH Pin Voltage with regard to PGND	-0.3	70	
V _{SW}	SW Pin Voltage with regard to PGND	-0.3	70	
	SW Pin Voltage with regard to PGND (Pulse, 100 ns)	-5.0	75	
	SW Pin Voltage with regard to PGND (Pulse, 30 ns)	-7.5	75	
V _{BOOT}	BOOT Pin Voltage with regard to PGND	-0.3	75	
	BOOT Pin Voltage with regard to PH Pin	-0.3	6.5	
VILIM	ILIM Pin Voltage with regard to GND	-0.3	6.5	
V _{PVCC}	PVCC Pin Voltage with regard to PGND	-0.3	6.5	
V _{VCC}	VCC Pin Voltage with regard to PGND	-0.3	6.5	
V _{FB}	FB Pin Voltage with regard to GND	-0.3	V _{CC} + 0.3	
V _{COMP}	COMP Pin Voltage with regard to GND	-0.3	V _{CC} + 0.3	
V _{PGOOD}	PGOOD Pin Voltage with regard to GND	-0.3	V _{CC} + 0.3	
V_{LG}	LG Pin Voltage with regard to PGND	-0.3	V _{PVCC} + 0.3	
V _{MODE}	MODE Pin Voltage with regard to GND	-0.3	V _{CC} + 0.3	
V _{RT}	RT Pin Voltage with regard to GND	-0.3	V _{CC} + 0.3	
V _{SS}	SS Pin Voltage with regard to PGND	-0.3	V _{CC} + 0.3	
V _{SYNC}	SYNC Pin Voltage with regard to GND	-0.3	V _{CC} + 0.3	
V _{GND}	GND Pin Voltage with regard to PGND	-0.3	0.3	
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	-	1000	
	Charged Device Model, JESD22-C101	_	500	
R _{θJA} (Note 1)	Junction-to-Ambient Thermal Resistance	-	21.1	°C/W
R _{θJC} (Note 1)	Junction-to-Case (Top) Thermal Resistance	-	7.3	°C/W
R _{θJB} (Note 1)	Junction-to-Board Thermal Resistance	-	3.4	°C/W
TJ	Junction Operating Temperature	-55	150	°C
T _{STG}	Device Storage Temperature	-55	150	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Measured on 6-layer applications board with 0 LFM at $T_A = 25^{\circ}C$.

Symbol	Parameter	Min	Тур	Max	Unit
V _{IN}	VIN Pin Voltage (System Supply) with regard to PGND	4.5	-	65	V
V _{HVBIAS}	HVBIAS Pin Voltage with regard to PGND	4.5	-	65	
V _{SW}	SW Pin Voltage with regard to PGND (DC)	-0.3	-	V _{IN}	
V _{EXTBIAS}	EXTBIAS Pin Voltage with regard to PGND	4.5	-	65	
V _{EN/UVLO}	EN/UVLO Pin Voltage with regard to PGND	-	-	7.5	
V _{PG_SPLY}	PGOOD Pin Voltage with regard to GND	-	-	5.4	
T _A	Operating Ambient Temperature	-40	-	125	°C
Τ _J	Junction Operating Temperature	-40	-	125	°C

Table 4. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 5. ELECTRICAL CHARACTERISTICS(Typical application circuit shown in Figure 1 is used. $V_{IN} = V_{HVBIAS} = 48 \text{ V}, V_{OUT} = 5 \text{ V}, V_{PVCC} = V_{CC} = 5 \text{ V}, -40^{\circ}\text{C} < T_J = T_A < +125^{\circ}\text{C}.$ $T_A = T_J = +25^{\circ}\text{C}$ for typical values.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SUPPLY						
IHVBIAS_Q_PWM	Forced CCM Quiescent Cur- rent	V_{EN} = 2.0 V, MODE = 5 V through a 100 k Ω resistor, V_{FB} = 0.64 V	-	1.2	-	mA
I _{HVBIAS_Q_PSM}	DCM with Pulse Skipping Qui- escent Current	V_{EN} = 2.0 V, MODE = 0 V through a 100 k Ω resistor, V_{FB} = 0.64 V	-	1.4	-	
I _{HVBIAS} SDN	Shutdown Current	V _{EN} = 0 V	-	5	9	μΑ
V _{HVBIAS_TH}	HVBIAS UVLO Threshold	HVBIAS Rising	-	3.92	-	V
V _{HVBIAS_HYS}	HVBIAS UVLO Hysteresis	HVBIAS Falling	-	1.0	-	

LDOs

V _{PVCC}	LDO Output Voltage	I _{PVCC} = 1 mA and EXTBIAS pin is open	4.75	5.00	5.25	V
		V _{EXTBIAS} = 12 V, I _{PVCC} = 1 mA	4.75	5.00	5.25	
V _{HVBIAS_D}	LDO1 Dropout Voltage	V _{HVBIAS} = 5.0 V, LDO Output Current = 150 mA	-	1.0	2.0	
V _{EXTBIAS_D}	LDO2 Dropout Voltage	V _{EXTBIAS} = 5.0 V, LDO Output Current = 150 mA	-	0.33	0.66	
V _{LDOSWO}	Switchover Voltage above which LDO1 is Disabled and LDO2 is Enabled	V _{EXTBIAS} is rising	-	4.7	-	
V _{LDOSWO} _HYS	Switchover Voltage Hysteresis	V _{EXTBIAS} is falling	-	100	-	mV
V _{SWTOLDO}	Threshold Voltage above which the LDO is in LDO mode	V_{HVBIAS} or $V_{EXTBIAS}$ is rising	-	5.5	-	V
V _{LDOTOSW}	Threshold Voltage below which the LDO is in switch mode	V_{HVBIAS} or V_{EXTBIAS} is falling	-	5.4	-	

VCC SUPPLY

V _{CC_ON}	V _{CC} Start Voltage	V _{CC} Rising	3.8	4.0	4.4	V
V _{CC_UVLO}	V _{CC} UVLO Threshold	V _{CC} Falling	3.6	3.8	4.1	
V _{CC_UVLO_HYS}	V _{CC} UVLO Hysteresis		-	0.2	-	

Table 5. ELECTRICAL CHARACTERISTICS (continued)(Typical application circuit shown in Figure 1 is used. $V_{IN} = V_{HVBIAS} = 48 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $V_{PVCC} = V_{CC} = 5 \text{ V}$, $-40^{\circ}C < T_J = T_A < +125^{\circ}C$. $T_A = T_J = +25^{\circ}C$ for typical values.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
REFERENCE VC	DLTAGE					
V _{REF}	Reference Voltage	T_J = 25°C, V_{IN} = 4.5 V to 65 V	0.596	0.600	0.604	V
		$T_{J} = -40^{\circ}C$ to 125°C (Note 2)	0.594	-	0.606	
ENABLE AND U	NDER VOLTAGE LOCK OUT					
V _{EN_TH}	EN/UVLO Threshold	EN/UVLO Rising	1.141	1.22	1.296	V
V _{EN_HYS}	EN/UVLO Hysteresis	EN/UVLO Falling	-	115	-	mV
$R_{EN_{PD}}$	EN/UVLO Internal Pull down Resistance		_	500	-	kΩ
V _{EN_CLP}	EN/UVLO Clamp Voltage	TBD	-	2.5	-	V
R _{EN_CLP}	EN/UVLO Clamp Resistance		-	200	-	kΩ
I _{EN_CLP}	EN/UVLO Clamp Current	V _{EN} = 2.5 V	-	22	-	μΑ
MODE	·					
R _{MASTER}	Resistor Connected to Mode Pin for Master Synchronization Mode		70	100	130	kΩ
R _{NON_MASTER}	Resistor Connected to Mode Pin for Non-Master Synchro- nization Mode		1	-	5	kΩ
OSCILLATOR					•	
f _{SW}	Frequency Range		100	-	1000	kHz
f _{SW1}	Switching Frequency Set by	R _T = 199 kΩ	85	100	125	
f _{SW2}	RT	R _T = 8.0 kΩ	900	1000	1200	
f _{SW3}		RT Pin is Short-Circuited to VCC Pin	215	250	280	
f _{SW4}		RT Pin is Short-Circuited to GND Pin	425	500	581	
FREQUENCY SY	(NCHRONIZATION					
V _{SYNC_IN_H}	SYNC Input Logic HIGH		2	-	-	V
V _{SYNC_IN_L}	SYNC Input Logic LOW		-	-	0.8	
t _{HIGH_IN_MIN}	Input HIGH Level Pulse Width		150	-	-	ns
t _{LOW_IN_MIN}	Input LOW Level Pulse Width		150	_	-	
f _{SYNC}	Synchronizable Frequency	Percentage of frequency set by RT	70	_	130	%
^t RT_SYNC_DL	Transition Delay from RT Set Frequency to Sync Frequency	In Number of External Clock Cycles in 2 ms time period	-	64	-	Cycles
R _{SYNC_PD}	SYNC Pin Pull down Resis- tance		_	100	_	kΩ
R _{SYNC_DR_PU}	SYNC output Driver Pull-up Resistance		-	10	_	Ω
R _{SYNC_DR_PD}	SYNC output Driver Pull-down Resistance		-	13	_	
D _{SYNC_OUT}	SYNC Output Frequency Duty Cycle		-	50	_	%
C _{L_SYNC}	SYNC Pin Lead Capacitance		_	-	200	pF

Table 5. ELECTRICAL CHARACTERISTICS (continued)(Typical application circuit shown in Figure 1 is used. $V_{IN} = V_{HVBIAS} = 48$ V, $V_{OUT} = 5$ V, $V_{PVCC} = V_{CC} = 5$ V, $-40^{\circ}C < T_J = T_A < +125^{\circ}C$. $T_A = T_J = +25^{\circ}C$ for typical values.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
RAMP AND PW	MODULATOR	I		1		1
k _{PWM}	$\begin{array}{l} PWM \ Modulator \ Gain, \\ V_{IN} \! / \! \Delta V_{RAMP} \end{array}$	$V_{IN} = V_{HVBIAS} = 4.5$ to 65 V	-	25	-	V/V
T _{ON_MIN}	PWM Minimum ON time		_	150	200	ns
T _{OFF_MIN}	PWM Minimum OFF time		-	150	200	1
ERROR AMPLIF	IER	•				
GBW	Unit Gain Bandwidth		_	10	-	MHz
G	DC Gain		-	80	-	dB
I _{FB}	FB Bias Current	V _{FB} = 0.6 V	-50	5	50	nA
ICOMP_SOURCE	COMP Source Current		2	7	-	mA
I _{COMP_SINK}	COMP Sink Current		2	8.5	-	mA
SOFT START		•				
t _{SS_DL}	Enable High to Soft Start Ramp Start Delay		_	1	3	ms
I _{SS}	Charging Current to SS Capacitor		4.3	5	5.9	μΑ
BOOT		•		•	•	•
V _{BT_SWITCH}	Bootstrap Switch Voltage Drop	BOOT Current, I _{BOOT} = 50 mA	-	0.1	-	V
V _{BT_UVLO_TH}	BOOT UVLO Voltage with re- gard to PH	BOOT Falling	-	3.20	-	
V _{BT_UVLO_HYS}	BOOT UVLO Hysteresis with regard to PH	BOOT Rising	-	0.35	-	
CURRENT PRO	TECTION	<u>+</u>		ļ	!	Į
I _{LIM_S}	Current Source Creating Current Limit Reference Voltage on R_ILIM		_	30	-	μΑ
k _{ILIM_HS}	High-side MOSFET current limit scale factor (I _{LIM_HS} = k _{ILIM_HS} × R _{ILIM})		-	206	-	μΑ/Ω
k _{ILIM_LS}	Low-side MOSFET current limit scale factor (I _{LIM_LS} = k _{ILIM_LS} × R _{ILIM})		-	71	_	
n _{CYCLE_OCP}	Number of Switching Cycle(s)	I _{LIM_HS} ≤ I _{SEN_PEAK} < 130% I _{LIM_HS}	_	1024	-	Cycle
n _{CYCLE_SCP}	before Entering Hiccup Mode	I _{SEN PEAK} ≥130%I _{LIM HS}	-	1	-	
POWER GOOD				1		1
V _{FB_NPG_TH}	FB Pin Voltage for PGOOD to Be De-asserted When Down from Regulation	FB Falling	88	92	96	%V _{REF}
	FB Pin Voltage for PGOOD to Be De-asserted When up into OVP1	FB Rising	110	115	120	
V _{FB_PG_TH}	FB Pin Voltage for PGOOD to Be Asserted When Down from OVP1	FB Falling	_	110	_	
	FB Pin Voltage for PGOOD to Be Asserted When up into Regulation	FB Rising	_	94	-	

Table 5. ELECTRICAL CHARACTERISTICS (continued)(Typical application circuit shown in Figure 1 is used. $V_{IN} = V_{HVBIAS} = 48 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $V_{PVCC} = V_{CC} = 5 \text{ V}$, $-40^{\circ}C < T_J = T_A < +125^{\circ}C$. $T_A = T_J = +25^{\circ}C$ for typical values.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
POWER GOOD		·				
^t PG_DL	PGOOD Delay	Time from when FB Reaches V _{FB_PG_TH} to when PGOOD becomes HIGH	-	500	-	μs
tpg_flt	PGOOD De-glitch Filter Duration		-	5	-	μs
V _{PG_L}	PGOOD Output LOW Voltage	$V_{FB} = 70\% V_{REF}$, $I_{PGOOD} = -1 \text{ mA}$	-	6	10	mV
VOLTAGE PROT	TECTION					
V _{FB_OVP1}	FB Pin Voltage for Level 1 Over Voltage Detection	FB Voltage Rising	110	115	120	%V _{REF}
V _{FB_OVP2}	FB Pin Voltage for Level 2 Over Voltage Detection		124	130	136	-
V _{FB_UVP_TH}	FB Pin Voltage for Under Voltage Detection	FB Voltage Falling	-	35	-	
HICCUP		·				
t _{HICCUP}	Hiccup Time		-	1	-	s
THERMAL SHU	TDOWN					
T _{J_SD}	Thermal Shutdown Threshold	Temperature Rising	-	150	-	°C
T _{J_SD_HYS}	Thermal Shutdown Hysteresis	Temperature Falling	-	20	-	

VIN VOLTAGE PROTECTION

VIN_OV_Rising	V _{IN} Voltage for Over Voltage Detection	V _{IN} Rising	66.7	68.5	69.3	V
V _{IN_OV_Falling}	V _{IN} Voltage for Over Voltage Detection	V _{IN} Falling	64.9	67	68.1	V


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Guaranteed by design

Table 6. FAULT TABLE

Name	Condition	Action	Recovery
Over-Current Protection OCP	100% ILIM_HS ≤ IDS_HS < 130% ILIM_HS	Hiccup after 1024 OC events	ISEN_PEAK ≤ ILIM_HS
Short-Circuit Protection SCP	IDS_HS ≥ 130% ILIM_HS.	Hiccup	ISEN_PEAK ≤ ILIM_HS
Over-Voltage Protection OVP1	115% VREF < VFB < 130% VREF	Switching resumes when OVP1 is cleared	VFB ≤ VREF
Over-Voltage Protection OVP2	VFB > 130% VREF	HS MOSFET off LS MOSFET On	VFB ≤ VREF
Under-Voltage Protection UVP	VFB ≥ 35% VREF	Hiccup	VFB > 35% VREF
Input Over-Voltage Protection	OV rising threshold (min/max) = 66.7/69.3V	Switching resumes when Input OV is cleared	OV falling threshold (min/max) = 64.9/68.1V
Power Good	VFB ≤ 92% VREF	PGOOD low	VFB≥94% VREF
	VFB ≥ 115% VREF		VFB ≤ 110% VREF
Thermal Shutdown	TJ ≥ 150°C	Switching resumes when thermal shutdown is cleared	TJ ≤ 130°C



(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)






Figure 4. Line Regulation vs. Temperature




Figure 6. Shutdown Current vs. T at V_{HVBIA}S = 48 V






Figure 5. VIN Quiescent Current vs. Temperature




Figure 7. HVBIAS Rising Threshold vs. T





Figure 9. V_{REF} vs T at V_{HVBIAS} = 48 V


TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)





TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)












Figure 17. T_{ON MIN} vs. T at V_{HVBIAS} = 48 V





Figure 19. 30 μ A Current Source for Current Limit Purpose vs. T at V_{HVBIAS} = 48 V


TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)




CH1 = EN (0.5V/div), CH2 = SS (0.5V/div), CH3 = Vcc (2V/div), CH4 = Vo (5V/div), T = 2mS/Div





 $\begin{array}{l} CH1 = EN \; (0.5V/div), \, CH2 = SW \; (20V/div), \; CH3 = LG \; (2V/div), \\ CH4 = Vo \; (5V/div), \; T = 2mS/Div \end{array}$

Figure 21. System Startup with No Load







Figure 22. System Startup with 25% Pre-bias

TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)



CH1 = Vin (10V/div), CH2 = SW (20V/div), CH3 = Vo (5V/div), CH4 = SS (0.5V/div), T = 2mS/Div Figure 23. System Startup with 75% Pre-bias






Figure 25. SYNC Output Frequency Duty Cycle in Master Mode




CH1 = Comp (0.5V/div), CH2 = SW (20V/div), CH3 = SYNC (2V/div), CH4 = Vo (5V/div), T = 50uS/Div

Figure 24. Transition from Native Frequency to Sync Frequency in Non-Master Mode



 $\label{eq:CH1} \begin{array}{l} \mathsf{CH1} = \mathsf{LG} \mbox{ (5V/div), CH2} = \mathsf{SW} \mbox{ (20V/div), CH3} = \mathsf{Vo} \mbox{ (5V/div),} \\ \mathsf{CH4} = \mathsf{IL} \mbox{ (1A/div), T} = 500 \mbox{uS/Div} \end{array}$








CH1 = PGOOD (2V/div), CH2 = SW (20V/div), CH3 = FB

(0.1V/div), CH4 = Vo (5V/div), T = 1mS/Div

Figure 28. Power Good at Startup with No Load


TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)




CH1 = PGOOD (2V/div), CH2 = SW (20V/div), CH3 = FB (0.1V/div), CH4 = Vo (4V/div), T = 500uS/Div

Figure 29. OVP1 at V_{FB} \ge 115% V_{REF}




 $\label{eq:CH1} \begin{array}{l} \mathsf{FB} \ (0.2V/\text{div}), \ \mathsf{CH2} = \mathsf{SW} \ (20V/\text{div}), \ \mathsf{CH3} = \mathsf{Vo} \ (5V/\text{div}), \\ \\ \mathsf{CH4} = \mathsf{IL} \ (2\mathsf{A}/\text{div}), \ \mathsf{T} = 100\mathsf{uS}/\mathsf{Div} \\ \\ \hline \mbox{Figure 31. UVP due to Deep Over-current} \end{array}$



 $\begin{array}{l} \mbox{CH1} = \mbox{PGOOD} \ (2\mbox{V/div}), \ \mbox{CH2} = \ \mbox{SW} \ (2\mbox{OV/div}), \ \mbox{CH3} = \ \mbox{FB} \\ (0.1\mbox{V/div}), \ \mbox{CH4} = \ \mbox{Vo} \ (4\mbox{V/div}), \ \mbox{T} = \ \mbox{500uS/Div} \end{array}$


Figure 30. OVP1 Release at V_{FB} ≤ 110% V_{REF}



CH4 = IL (1A/div), T = 1uS/Div Figure 32. Switching and Voltage Ripple

TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

(Test at T_A = 25°C, V_{HVBIAS} = V_{IN} = 48 V and V_O = 28 V unless otherwise specified)



Functional Description

FAN65004C is a high-efficiency synchronous buck converter with integrated controller, driver and two power MOSFETs. It can operate over a 4.5 V to 65 V input voltage range, and delivers 6 A load current. The internal reference voltage is $0.6 \text{ V} \pm 1\%$ over -40°C to 125°C temperature range.

FAN65004C uses voltage mode PWM control scheme with input voltage feed-forward feature for the wide input voltage range. The high bandwidth error amplifier monitors the output voltage and generates the control signal for the pulse width modulation block. By adjusting the external compensation network, the system performance can be optimized based on the application parameters.

The switching frequency is set by an external resistor and can be synchronized to an external clock signal. To improve light load efficiency (low I_Q mode), either low-side MOSFET is turned off when the inductor current drops to zero or pulse skipping is implemented when load current further decreases. The high-side MOSFET current sense circuit is adopted for the peak current limiting function and the output voltage will be reduced in current limiting condition. Other protection functions include over temperature shut-down and over-voltage protection.

At the beginning of each switching cycle, the clock signal initiates a PWM signal to turn on high-side MOSFET, and at the same time, the ramp signal starts to rise up. A reset pulse is generated by the comparator when the ramp signal intercepts the COMP signal. This reset pulse turns off high-side MOSFET and turns on low-side MOSFET until next clock cycle comes. In the case that current limit is hit, a peak current limiting (PCL) signal is generated to turn off the high-side MOSFET until the next PWM signal. This is cycle by cycle current limit protection. When certain faulty condition is met, the device enters hiccup mode to further protect itself.

LDOs

Two LDOs are included in FAN65004C to provide internal supply and to balance power loss from them. The LDO block diagram is shown below.




Figure 39. LDO Block Diagram

Since LDO1 input, HVBIAS, is also used for initial internal bias and for input voltage feed-forward compensation, system input voltage, VIN, should always be connected to HVBIAS pin and an RC filter is recommended

between VIN and HVBIAS to filter any noise from high frequency switching. During power up, LDO1 is always selected. After the system finishes soft start, which LDO block is selected depends on voltages appearing on both HVBIAS and EXTBIAS pins. If there is a voltage at EXTBIAS pin and it is above 4.7 V, LDO2 will be selected, otherwise LDO1 will continue to supply power to the device. EXTBIAS can be left open for single LDO operation all the time. In the case that EXTBIAS is connected to a voltage, V_{EXT} , and $V_{EXT} > 4.7$ V and also $V_{EXT} > V_{HVBIAS}$, LDO2 will be selected. This makes power loss on LDO2 greater than that on LDO1 if LDO1 were selected. So it's the designer's responsibility to make sure $V_{EXT} < V_{HVBIAS}$ while $V_{EXT} > 4.7$ V. Both LDOs work in switch mode when their input voltages are lower than 5.4 V. This allows very low voltage drop on both LDOs and ensures high enough voltage level on PVCC for internal bias and MOSFET drive.

Assuming $V_{EXT} < V_{HVBIAS}$ while $V_{EXT} > 4.7$ V, Table 7 shows which LDO will be selected and the LDO work status. (• indicates which LDO and mode are selected and × means disabled)

		Work Mode			
Input		LDO1		LDO2	
HVBIAS (V)	EXTBIAS (V)	Switch	LDO	Switch	LDO
4.5-4.7	4.5–4.7	•	×	×	×
4.7–5.5	4.5-4.7	•	×	×	×
	4.7-5.5	×	×	•	×
5.5–65	4.5-4.7	×	٠	×	×
	4.7–5.5	×	×	•	×
	5.5–65	×	×	×	•

Table 7. LDO SELECTION AND WORK MODE

Both LDOs are designed to deliver up to 150 mA current. A 4.7 μ F ceramic capacitor between PVCC and PGND placed as close as possible to PVCC pin is recommended to decouple any noise from high frequency driver currents. A 1 Ω resistor can be used between PVCC and VCC together with a ceramic capacitor between VCC and GND to form a filter for the VCC bias supply for the internal control circuits. When VCC voltage drops below its UVLO, the regulator control circuit blocks are disabled.

Enable and Under Voltage Lock-Out

EN/UVLO signal is used for device enable/disable when its voltage is higher/lower than the threshold, V_{EN_TH} , which is typical 1.22 V. The precision threshold voltage of this signal can also be used to set a system input voltage level, above which FAN65004C will be enabled and below which disabled. Figure 40 shows the EN/UVLO block diagram and application configuration. A resistor divider (R2 and R3 as shown in Figure 1) can be used to set the level of input voltage, V_{IN_UVLO} , which enables the device. Selection of R3 is determined by Equation 1.

$$R3 = \frac{V_{EN_{TH}} \times R2 \times R_{EN_{PD1}}}{V_{IN \ UVLO} \times R_{EN \ PD1} - V_{EN \ TH} \times R2 - V_{EN \ TH} \times R_{EN \ PD1}}$$

R2 and R3 are both in $k\Omega$.

Assuming *i*, in mA, is the current flowing through R2 when working input voltage is V_{IN} , then R2 is determined by Equation 2.

$$R2 = \frac{V_{IN_UVLO} - V_{EN_TH}}{V_{IN_UVLO}} \times \frac{V_{IN}}{i}$$
 (eq. 2)




Figure 40. EN/UVLO Block Diagram

For example, a converter has nominal input voltage of $V_{IN} = 48$ V. It's desired that the device is enabled when input voltage is above 35 V, which makes $V_{IN_UVLO} = 35$ V. If 50 μ A is chosen, then Equations 1 and 2 yield R2 and R3 in Equations 3 and 4 respectively:

$$R2 = \frac{48 \times (35 - 1.22)}{35 \times 50 \times 10^{-6} \times 10^3} = 926.5 \text{ k}\Omega \quad (eq. 3)$$

$$R3 = \frac{1.22 \times 926.5 \times 150}{35 \times 150 - 1.22 \times 926.5 - 1.22 \times 150}$$

$$= 43.1 \text{ k}\Omega$$
(eq. 4)

Choose the closest standard 1% resistor values of R1 = 931 k Ω and R2 = 43.2k Ω . What value is chosen for *i* is a power loss matter. The greater the *i* is, the greater the power loss will be, and vice versa. But if the current is too low, the EN/UVLO signal will be vulnerable to noise. Choose the highest possible current that only creates negligible power loss to the system. In the example shown above, the power loss in this EN/UVLO branch is P = V_{IN} × $i = 48 \text{ V} \times 50 \text{ }\mu\text{A} = 2.4 \text{ mW}.$

When the device is disabled, only a few micro-ampere current is required to support essential blocks like bandgap. Only after the device is enabled, major functions like, LDO, oscillator, soft start, driver, logic control, start to run. The device is disabled if the EN/UVLO pin is floating.

Soft Start

The soft start block diagram is shown in Figure 41.




Figure 41. Soft Start Block Diagram

The soft start function is enabled with a delay of maximum 3 ms after EN is high. During the delay, the SS capacitor is discharged if there is any residual voltage. If SS voltage is still not 0 after this delay, a fault condition is created and the device enters hiccup mode, otherwise soft start process is initiated. It is recommended to place a 10 M Ω resistor in parallel with Css to mitigate any unwanted board leakage on the SS pin. A typical 5 µA constant current flows out of SS pin to charge the capacitor at SS pin. The error amplifier regulates the converter output voltage according to the lower value of SS pin voltage and the fixed 0.6 V reference voltage. With the constant current, SS voltage linearly ramps up from 0, and the regulator output voltage follows the SS voltage to ramp up. SS voltage continues to rise after it exceeds the 0.6 V reference voltage, at which point, the SS voltage is out of the loop and the converter output voltage is regulated to the reference voltage of 0.6 V. When SS capacitor is charged to 1.5 V, the SS timer stops counting and the device checks if FB has reached 94% VREF. If not, the device enters hiccup mode, otherwise, the device considers the soft start successful and continues to charge SS capacitor until it reaches VCC.

If the SS pin is floating, device enters hiccup.

Pre-bias Startup

A pre-biased regulator is one that, before the regulator is powered, has output voltage above 0, and so for the FB pin. FAN65004C is able to start in such a case. When soft start is initiated, both high- and low-side MOSFETs are forced off until the SS pin is charged up to the pre-biased FB voltage. The following startup process will be a normal soft start process as stated in "Soft Start" section.

Switching Frequency

The internal clock generator can be programmed from 100 kHz to 1 MHz by a resistor connected between the R_T pin and the GND pin. To set the desired switching frequency, the resistor can be calculated by Equation 5 as shown below:

$$f_{\rm SW} = \min\left[\frac{10^4}{{\rm RT}+2.5}+50,\ 1000\right]$$
 (eq. 5)

where f_{SW} is in kHz and RT is in k Ω .

The switching frequency vs. the external resistor curve is shown below.




Figure 42. Relationship between RT and $f_{\mbox{SW}}$


As soon as the device is enabled, it will go through a set of routine to check the RT pin configuration to determine the switching frequency or if there is any fault. If RT is tied to VCC, the switching frequency is 250 kHz, and 500 kHz if short-circuited to GND. If RT pin is floating initially or becomes open from any non-open state, the device enters hiccup mode.

Frequency Synchronization

FAN65004C can be set to work in either master mode or non-master mode. When in master mode, it sends out clock signal through SYNC pin; when in non-master mode, it either takes in clock signal from an external source on SYNC pin in $\pm 30\%$ of RT set frequency or uses RT to set its clock. Both modes are configured via MODE pin.

- 1. Master mode: A 100 k Ω resistor connected between MODE pin and either VCC or GND will enable master mode. In this mode, FAN65004C generates its ramp and PWM signal by its own and sends out PWM clock through SYNC pin with 180 degree phase shift and 50% duty cycle. If an external clock is detected on SYNC pin that is in conflict with the internal one, FAN65004C makes SYNC pin high impedance until fault is cleared.
- 2. Non-master mode: The MODE pin connected to either VCC or GND through a 1 k Ω ~5 k Ω resistor or left floating enables this mode. In this mode, the device keeps checking the SYNC pin for incoming clocks every 2 ms. If 64 cycles of clock are detected and the clock frequency is in ±30% of RT

set frequency, the device is in sync with the clock appearing on SYNC pin. If no clocks are detected, the number of clocks in 2 ms does not reach 64, or the clock frequency is not within $\pm 30\%$ of RT set frequency, the device uses RT to set the clock. The synchronization block diagram is shown below.



Block Diagram

FAN65004C implements fault protection in case SYNC pin is short-circuited to either GND or VCC. The logic checks voltage levels of both internal driving clock and SYNC pin except for a 100 ns time period at every clock transition, which is used to mask the transition glitches due to propagation delay. These 2 logic levels are expected to be the same when there is no pin fault. When SYNC pin fault is detected, the driver is disabled by using high impedance for 8 clock cycles, which makes worst case duty cycle of ~1.67% with 1 MHz frequency.

SYNC pin fault is only a local fault and doesn't trigger global hiccup or stop device operation. Figure 43 shows the frequency synchronization block diagram.

Operation Modes

The MODE pin controls 2 functions: pulse modulation and frequency synchronization.

Pulse modulation refers to continuous conduction fixed frequency pulse width modulation (short-formed Forced CCM) and discontinuous conduction with pulse skipping modulation (Short-formed DCM with Pulse Skipping). When in DCM with Pulse Skipping, device works in discontinuous conduction mode when inductor current hit 0 and may skip pulses when load becomes even lighter; device transits to fixed frequency operation and works in continuous conduction mode when inductor current valley is higher than 0. Frequency synchronization refers to master or non-master mode.

If low output voltage ripple is desired, Forced CCM PWM operation can be selected. In this mode, continuous conduction fixed switching frequency applies regardless of light load or heavy load and negative current appears at light load condition. This results in greater power loss at light load.

To reduce the power loss at light load, DCM with Pulse Skipping can be chosen. When at light load, the device works in discontinuous conduction mode and skips pulses, so that the power loss is reduced.

The relationship between the MODE configuration and the actual mode is illustrated in the following table:

Table 8. OPERATION MODES WITH MO	DDE
CONFIGURATION	

MODE Pin	Operation Mode		
Configuration	Pulse Modulation	Freq Sync	
$\begin{array}{c} \text{VCC} \leftarrow \\ \text{R} = 1 \text{k} \Omega {\sim} 5 \text{k} \Omega \rightarrow \\ \text{MODE} \end{array}$	Forced CCM	Non-master	
$\begin{array}{c} VCC \leftarrow \\ R = 100 \ k\Omega \ \pm 30\% \\ \rightarrow MODE \end{array}$	Forced CCM	Master	
$\begin{array}{c} GND \leftarrow \\ R = 1 \ k\Omega {\sim} 5 \ k\Omega \rightarrow \\ MODE \end{array}$	DCM with Pulse Skipping	Non-master	
$ \begin{array}{c} GND \leftarrow \\ R = 100 \ k\Omega \ \pm 30\% \\ \rightarrow MODE \end{array} $	DCM with Pulse Skipping	Master	
Floating	Forced CCM	Non-master	

Power Good

A comparator monitors the FB voltage and controls an open drain MOSFET. The PGOOD pin is connected to the Drain of this MOSFET. To correctly use the PGOOD signal, a pull-up resistor connected to an external voltage source is required. When FB voltage exceeds 94% of V_{REF} (typical 0.6 V), PGOOD signal is asserted after a delay, t_{PG} DL, and when it's below 92% of V_{REF} it is de-asserted. PGOOD signal is valid only after device is enabled and soft start is completed (SS ramps above 0.6 V). When OVP1 is detected, PGOOD is de-asserted. PGOOD is re-asserted with 5% hysteresis. Figure 44 shows the internal circuitry connected to PGOOD pin.




Figure 44. PGOOD Block Diagram

Setting Current Limit

A 1% tolerance or better resistor with a low temperature coefficient of resistance, R ILIM, connected between ILIM pin and GND is used to set the current limit for both highand low-side MOSFETs. An 30 µA internal current source flows through R ILIM, creating a reference voltage, and the voltage drops on R_{DSON} of both high- and low-side MOSFETs are used to compare with this reference voltage. This comparison generates an over current event. The high-side MOSFET current is monitored in forward direction, i.e. current flows from drain to source, while low-side MOSFET current is monitored in a reverse direction. When low-side MOSFET turns on in a normal condition, its current flows from ground to switching node. Current is NOT monitored in this case. If current flows from switching node to ground, it is considered abnormal and is monitored. The current limit for both high- and low-side MOSFETs is calculated the same way, $I_{LIM} = k_{ILIM} \times R_{ILIM}$, and kILIM parameters for both high- and low-side MOSFETs are shown in the Electrical Characteristic Table. If ILIM is tied to VCC, system is in standby mode, enabling all blocks except driver.

R_ILIM below 22 k Ω is defined as short-circuit, above 80 k Ω is considered to be open.

Over Current Protection (OCP) and Short Circuit Protection (SCP)

FAN65004C implements over current protection for high-side and low-side MOSFETs differently.

For high-side MOSFET, FAN65004C sets two levels of over load protection according to the current limit setting: over current protection (OCP) and short circuit protection (SCP). OCP happens when the high-side MOSFET current, iDS_HS, is in the range of; 100% ILIM_HS \leq iDS_HS < 130% ILIM_HS, and SCP occurs when iDS_HS \geq 130% ILIM_HS. FAN65004C monitors MOSFET current constantly and provides cycle by cycle peak current limit. The high-side MOSFET is turned off whenever its current exceeds the limit.

Once the current limit is hit, FAN65004C counts. If 1024 consecutive OC events have reached, regardless of the FB voltage, the system enters hiccup mode.

The worst case of over current is such conditions as short-circuited output or saturated inductor, in which the current exceeds 130% of current limit. In this case, device initiates short circuit protection and enters hiccup mode immediately.

For low-side MOSFET, FAN65004C performs cycle by cycle protection if its current limit is hit. At each cycle of low-side MOSFET turn-on, its current is checked. If the current exceeds its current limit, I_{LIM} _LS, the low-side MOSFET will be turned off immediately and remains off until next switching cycle. This process repeats until the over current event is released (low-side MOSFET current becomes less than I_{LIM} LS). Low-side MOSFET

over current protection doesn't affect high-side MOSFET switching, i.e. high-side MOSFET remains normal switching if high-side MOSFET over current event does not occur.

Hiccup Mode

Hiccup mode is described as follows. When a fault condition is met, both high- and low-side MOSFETs turn off for a period of time, $t_{\rm HICCUP}$ (typical 1 s), and soft start capacitor is discharged. Then device enters soft start. After soft start, if the fault condition is met again, both high- and low-side MOSFETs turn off for $t_{\rm HICCUP}$ again and soft start capacitor is discharged...System returns to normal operation after the fault event is released.

Over Voltage Protection (OVP)

There are 2 levels of over voltage protection: over voltage protection 1 (OVP1) and over voltage protection 2 (OVP2), which are defined below respectively.

- 1. OVP1 is protection when FB voltage is above 115% but below 130% of V_{REF} . When OVP1 is triggered, both high- and low-side MOSFETs are turned off immediately. When FB falls to or below V_{REF} , the system returns to normal operation and initiates a new PWM signal at the next clock cycle.
- 2. OVP2 is protection when FB voltage is above 130% of V_{REF}. When OVP2 is triggered, the high-side MOSFET is turned off immediately while the low-side MOSFET is turned ON. If over current event occurs during the low-side MOSFET ON time, cycle by cycle protection will be performed as described in "Over Current Protection (OCP) and Short Circuit Protection (SCP)" section. As soon as over current event is released, the low-side MOSFET will be kept on again until FB voltage drops to or below VREF. One hiccup cycle is initiated once FB voltage reaches 100%V_{REF}. After the hiccup, the part will go into a soft start sequence and try to regulate. If OVP2 happens during the hiccup timing period, nothing will happen.

In the case of OVP, power good signal is de-asserted and re-asserted after V_{FB} comes down to $110\% V_{REF}$.

Under Voltage Protection (UVP)

Under voltage is a condition when output voltage is below 35% of its regulated level (checked on FB pin). If $V_{FB} \le 35\%$ is met, then under voltage protection (UVP) is initiated, where IC enters hiccup mode.

Over Temperature Protection (OTP)

The device keeps monitoring the junction temperature. When the sensed temperature is above the protection point, T_{J_SD} , over temperature protection (OTP) event occurred and the system shuts down. OTP is released when the sensed temperature is 20° lower than the trip point, T_{J_SD} , where the system resets through soft-start.

Output Inductor Selection

The output inductor is selected to meet the output ripple requirements. The inductor value determines the converter's ripple current Δ IL. Largest ripple current occurs at highest Vin voltage.

$$\Delta IL = \frac{\left(V_{\text{IN}} - V_{\text{OUT}}\right) \left(V_{\text{OUT}}\right)}{F_{\text{SW}} \cdot L \cdot V_{\text{IN}}} \qquad (\text{eq. 6})$$

Lower ripple current reduced core losses in the inductor and output voltage ripple. Highest efficiency is obtained at low frequency with small ripple current, however with a disadvantage of using a large inductor. Inductor value can be chosen based on the equation below in order to not exceed a max ripple current (usually 30% to 70% of max inductor current)

$$L \ge \frac{\left(V_{IN} - V_{OUT}\right)}{F_{SW} \cdot \Delta I_{L}} \cdot D \qquad (eq. 7)$$

Output Capacitor Selection

In general, the output capacitors should be selected to meet the dynamic regulation requirements including ripple voltage and load transients.

1. For ripple voltage considerations; the output bulk maintains the DC output voltage. The use of ceramic capacitors is recommended to sustain a low output voltage ripple. At switching frequency the ceramic capacitors are capacitance dominante use the following equation for calculating C_{out} where the ripple output voltage is within 1% of Vout.

$$\Delta_{\text{OUT}} = \frac{V_{\text{OUT}} \cdot (1 - D)}{8 \cdot F_{\text{SW}}^2 \cdot L \cdot C_{\text{OUT}}}$$
(eq. 8)

And the RMS current through it is

$$I_{\text{COUT}(\text{RMS})} = I_{\text{OUT}} \cdot \frac{\Delta I_{\text{L}}(\text{pp})}{\sqrt{12}}$$
 (eq. 9)

2. The maximum capacitor value required to provide the full, rising step, transient load current during the response time of the inductor is shown

$$C_{MIN} = \frac{L \cdot I_{PK}^{2}}{(V_{OV} + V_{OUT})^{2} - V_{OUT}^{2}}$$
 (eq. 10)

where IPK is defined as:

$$I_{\text{PEAK}} = I_{\text{OUT,MAX}} + \frac{\Delta I_{\text{L}}}{2}$$
 (eq. 11)

Where CMIN is the minimum value of output capacitor required, L is the output inductor, IPK is the peak load current, VOV is the increase in output voltage during a load release, VOUT is output voltage.

Input Capacitor Selection

Voltage and RMS current rating of the input capacitors are critical factors. Typically input capacitor is designed based on input voltage ripple of 2%. Capacitor voltage rating must be at least 1.25x greater than max input voltage . Maximum

RMS current supplied by the input capacitance occurs at 50% duty cycle and when Vin =2 x Vout.

RMS current varies with load as shown below:

$$I_{\text{CIN(RMS)}} = I_{\text{OUT}} \cdot \sqrt{D \cdot \left(1 - D + \frac{\Delta \text{IL}(\text{pp})^2}{12}\right)} \quad (\text{eq. 12})$$

Ceramic capacitors are best known for low ESR and are highly recommended.

Loop Compensation

Selecting External Compensation:

The FAN65004C is a voltage mode buck regulator with an error amplifier compensated by external components to achieve accurate output voltage regulation and to respond to fast transient events. The goal of the compensation network is to provide a loop gain function with the highest cross–over frequency at adequate phase and gain margins.

The output stage (LC) of the buck regulator is a double pole system. The resonance frequency of this lowpass filter is shown below:

$$f_{\rm p0} = \frac{1}{2\pi \cdot \sqrt{\rm LC_{\rm OUT}}} \qquad (\rm eq.~13)$$

The output filter has a zero that is calculated from the output capacitance and output capacitor ESR:

$$f_{z0} = \frac{1}{2\pi \cdot \text{ESR} \cdot \text{C}_{\text{OUT}}} \quad (\text{eq. 14})$$

The bode plot of the power stage, error amplifier and the desired loop gain are drawn in the figure below. The first zero (f_{z1}) compensates the phase lag of the pole located at the origin followed by a second zero (f_{z2}) to compensate for one of the poles of the LC filter in order to crossover (f_c) at -20 dB slope. The second pole (f_{p2}) is aimed to cancel the ESR zero and finally the third pole (f_{p3}) is to provide attenuation for frequencies above $f_{sw/2}$.





Figure 45. Power Stage, Loop Gain and Compensator Bode Plots

For ease of calculation, with C1 >> C3:

$$f_{z1} = \frac{1}{2\pi \cdot (R10 + R9) \cdot C9}$$
$$f_{z2} = \frac{1}{2\pi \cdot R8 \cdot C7}$$
$$f_{p2} = \frac{1}{2\pi \cdot R9 \cdot C9}$$
$$f_{p3} = \frac{1}{2\pi \cdot R9 \cdot C8}$$
$$f_{c} = \frac{V_{IN}}{2\pi \cdot V_{Ramp} \cdot R10 \cdot C7}$$

Thermal Considerations

The temperature gradients on the FAN65004C are shown below. While measuring the thermal performance, place the thermocouple at the hottest spot of the IC (not at the center of the part).



Layout Guidelines

- 1. Place RT resistor and SS capacitor close to RT and SS pins.
- 2. Use a low impedance source such as a logic gate to drive the SYNC pin and keep the PCB trace as short as possible.
- 3. Components of digital signals like EN/UVLO, PGOOD and SYNC can be placed far away from device.

- 4. Place BOOT capacitor right next to BOOT and PH pins. If flexibility of high-side MOSFET driving strength is desired, place a resistor in series with this BOOT capacitor. For Vin > 40 V, use Rboot = 2 ohm.
- 5. Place inductor on top layer. Restrict the SW trace to only cover the inductor pin but keep its trace as wide as possible for thermal relief.
- 6. Avoid all the compensation components from passing through, above or underneath switching trace.
- 7. Keep the switching nodes away from sensitive small signal nodes (FB). Ideally the switch nodes printed circuit traces should be routed away and separated from the IC and especially the quiet side of the IC. Separate the high dv/dt traces from sensitive small–signal nodes with ground traces or ground planes.
- 8. Place decoupling caps right next to PVCC, VCC, HVBIAS and EXTBIAS.
- The output capacitors should be placed as close to the load as possible. Use short wide copper regions to connect output capacitors to load to avoid inductance and resistances.




Table 9. ORDERING INFORMATION

Part Number	Current Rating (A)	Input Voltage Max. (V)	Frequency Max. (kHz)	Package
FAN65004C	6	65	1000	PQFN 6.0 \times 6.0 mm


PowerTrench is a registered trademark of of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





PQFN35 6X6, 0.5P CASE 483BE ISSUE A

DATE 06 JUL 2021




DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80
A1	0.00	-	0.05
A3	0	.20 REF	
b	0.20	0.25	0.30
D	5.90	6.00	6.10
D2	4.70	4.80	4.90
D3	1.50	1.60	1.70
D4	1.65	1.90	2.00
D5	2.50	2.60	2.70
D6	0.50	0.60	0.70
D7	1.65	1.75	1.85
D8	0.20	0.30	0.40
E	5.90	6.00	6.10
E2	3.85	3.95	4.05
E3	2.15	2.25	2.35
E4	2.45	1.55	1.65
E5	1.95	2.05	2.15
E6	0.25	0.35	0.45
е	().50 BSC	;
e1	().75 BSC	;
e2	1	1.00 BSC	;
e3	().90 BSC	;
e4	().225 BS	С
k	0).50 REF	
k1	0.50 REF		
k2	0.75 REF		
L	0.30	0.40	0.50
L1	0.10	0.20	0.30
L4	0.30	0.40	0.50
L5	0.80	0.90	1.00
z1	0.35 REF		
z2	0.84 REF		
z3	0.35 REF		

DOCUMENT NUMBER:	98AON13684G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN35 6X6, 0.5P		PAGE 1 OF 2	
ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.				

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any praticular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

DATE 06 JUL 2021



LAND PATTERN RECOMMENDATION SCALE 2:1

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D. NOTES: UNLESS OTHERWISE SPECIFIED

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-220, ISSUE K.01, DATED AUG 2011.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR
- BURRS DOES NOT EXCEED 0.10MM. D) DIMENSIONING AND TOLERANCING PER
 - ASME Y14.5M-2009.

DOCUMENT NUMBER:	98AON13684G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN35 6X6, 0.5P		PAGE 2 OF 2		
ON Semiconductor and M are trademarks of Semiconductor Components Industries LLC dha ON Semiconductor or its subsidiaries in the United States and/or other countries					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product a previous description of the suitability including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales