

# **L5989D**

4 A continuous (more than 5 A pulsed) step-down switching regulator with synchronous rectification

# **Features**

- 4 A output current (more than 5 pulsed)
- Operating input voltage from 2.9 V to 18 V
- External 1.8 V  $\pm$  2% reference voltage
- Output voltage from 0.6 to input voltage
- MLCC compatible
- $\blacksquare$  200 ns T<sub>ON</sub>
- Programmable UVLO matches 3.3 V, 5 V and 12 V bus
- $\blacksquare$  F<sub>SW</sub> programmable up to 1 MHz
- Voltage feed-forward
- Zero load current operation
- Programmable current limit on both switches
- Programmable sink current capability
- Pre-bias start up capability
- Thermal shutdown



# **Applications**

- Consumer: STB, DVD, LCD TV, VCR, car radio, LCD monitors
- Networking: XDSL, modems, routers and switches
- Computer and peripherals: printers, audio / graphic cards, optical storage, hard disk drive
- Industrial: DC-DC modules, factory automation
- HC LED driving



#### <span id="page-0-0"></span>**Figure 1. Test application circuit**

# **Contents**









# **List of table**





# **List of figures**





# <span id="page-5-0"></span>**1 Description**

The L5989D is a monolithic step down power switching regulator able to deliver a continuos output current of 4 A to the load in most of the application conditions limited only by the thermal performance (see *[Chapter](#page-34-0)*  $6.5$  *for details*). The device is able to deliver more than 5 A to the load for a maximum time which is dependent on the thermal impedance of the system and the specific operating conditions (see *[Chapter](#page-35-0) 6.6*).

The input voltage can range from 2.9 V to 18 V. The device is capable of 100% duty cycle operation thanks to the embedded high side PMOS switch which doesn't need external bootstrap capacitor to be driven.

The internal switching frequency is adjustable by external resistor and can be set continuously from 100 kHz to 1 MHz.

The multifunction UOS pin allows to set-up properly the additional embedded features depending on the value of the voltage level.

- U (UVLO): two UVLO thresholds can be selected to match the 3.3 V and 5 V or 12 V input buses
- O (OVP): latched or not latched OVP protection selectable. In latched mode the switching activity is interrupted until an UVLO or INH event happens
- S (SINK): the sink capability is always disabled during soft-start time to support prebiased output voltage. Afterwards the sink capability can be enabled or not depending on the voltage set on the multifunction pin.

During soft-start phase a constant current protection is active to deliver extra current necessary to load the output capacitor. The current limit protection is achieved by sensing the current flowing in both embedded switches to assure an effective protection even at extreme duty cycle operations. Finished the soft-start phase the current protection feature triggers the "HICCUP" mode forcing the soft-start capacitor to be discharged and recharged. The current thresholds of both switches can be adjusted in tracking by using an external resistor to dimension the current protection accordingly to the local application.

The soft-start time is based on a constant current charge of an external capacitor. As a consequence the time can be set accordingly to the value of the output capacitor.

The latest smart power technology BCD6 (Bipolar-CMOS-DMOS version 6) features a low resistance of the embedded switches (35 mΩ typical for a NMOS, 50 mΩ typical for a PMOS), achieving high efficiency levels.

The HTSSOP16 package with exposed pad accomplishes low  $R_{thJA}$  (40°C/W), useful in dissipating power internally generated during high output current / high frequency operations.



# <span id="page-6-0"></span>**2 Pin function**

<span id="page-6-2"></span>





#### <span id="page-6-1"></span>**Table 1. Pinout description**



# <span id="page-7-0"></span>**3 Maximum ratings**

<span id="page-7-1"></span>



1. During the switching activity the negative peak voltage could reach -1.5 V without any damage for the device

#### <span id="page-7-2"></span>**Table 3. Thermal data**



1. HTSSOP16 package mounted on ST demonstration board



# <span id="page-8-0"></span>**4 Electrical characteristics**

 $V_{CC}$  = 12 V, T<sub>J</sub> = 25 °C unless otherwise specified.

	150111081 01161 60161 1311						
Symbol	<b>Parameter</b>	<b>Test condition</b>		Min	<b>Typ</b>	Max	Unit
Vcc	Operating input voltage range	Vout = $0.6$ V; lout = $3$ A		2.9		18	V
Rdson HS	High side MOSFET on	$lout = 1.0 A$		75	85	95	$m\Omega$
	resistance		(1)	111	120	132	$m\Omega$
Rdson LS	Low side MOSFET on	$lout = 1.0 A$		62	67	72	$m\Omega$
	resistance		$\overline{(1)}$	92	100	106	$m\Omega$
<sup>I</sup> L HIGH SIDE	Maximum peak limiting current	$I_{LIM-ADJ}$ = float		3.6	4	4.4	A
IL LOW SIDE	Maximum valley limiting current	$I_{LIM-ADJ}$ = float		4.14	4.6	5.06	A
$f_{SW}$	Switching frequency	$FSW = floating$		360	400	440	kHz
f <sub>SW ADJ</sub>	Adjusted switching frequency	$R$ FSW PULL DWN = 27 $k\Omega$			1000		kHz
D	Duty cycle			0		100	℅
	Selectable undervoltage lock-out (UVLO)						
	Turn ON Vcc threshold				2.7	2.8	v
3.3 V BUS	Turn OFF Vcc threshold			2.4	2.5		V
	<b>Hysteresis</b>				200		mV
	Turn ON Vcc threshold				8	8.6	v
<b>12 V BUS</b>	Turn OFF Vcc threshold			6.8	$\overline{7}$		v
	<b>Hysteresis</b>				1		v
<b>DC</b> characteristic							
		$V_{SS/INH} = 2 V$			22		μA
$I_{SS}$	Soft-start current	$V_{SS/INH} = 0$			5		μA
<b>INH</b>	Device ON level			0.8			v
	Device OFF level					0.3	v
$I_q$	Quiescent current	Duty Cycle = $0$ ; $V_{FB} = 1 V$				3	mA
$Iq st-by$	Total stand-by quiescent current					35	μA

<span id="page-8-1"></span>**Table 4. Electrical characteristic** 



Symbol	<b>Parameter</b> <b>Test condition</b>		Min	<b>Typ</b>	Max	Unit	
Dynamic characteristic (see figure 1)							
	Voltage feedback in			0.595	0.6	0.605	V
$V_{FB}$	regulation	2.9 V < VCC < 18 V	(1)	0.592	0.6	0.609	
<b>Error amplifier</b>							
$V_{OH}$	High level output voltage	$V_{FB}$ = 0.2 V; SS floating		3.1			v
$V_{OL}$	Low level output voltage	$V_{FB} = 1.0 V$				0.1	v
<b>lo source</b>	Source output current	$V_{FB} = 0.2 V$	(2)		25		mA
O SRCE LIM	Source current limitation	$V_{FB} = 0.2 V, V_{COMP} = 3 V$			2		mA
<sup>l</sup> o SINK	Sink output current	$V_{FB}$ = 1.0 V, $V_{COMP}$ =0.5 V			30		mA
$A_{V0}$	DC open loop gain		(2)		100		dB
<b>PGOOD</b>							
	Up threshold $(V_{FB_PGOOD} / V_{FB})$	$V_{FB}$ rising		81	85	90	$\%$
V <sub>FB_PGOOD</sub>	Low threshold V <sub>FB</sub> falling $(V_{FB_PGOOD} / V_{FB})$		77	82	86	$V_{FB}$	
	V <sub>PGOOD</sub>	$I_{PGOOD} = -1$ mA			0.4		$\vee$
<b>Reference section</b>							
				1.756	1.8	1.837	v
$V_{REF}$	Reference voltage	$Vec = 2.9 V to 18 V$	(1)	1.754	1.8	1.852	V
	Line regulation	$Vec = 2.9 V to 18 V$ $I_{REF} = 0$ mA			6	12	mV
	Load regulation	$I_{BFF}$ = 0 to 5 mA			7.5	15	mV
	Short circuit current			12	18	24	mA
<b>Protections</b>							
$\mathsf{V}_{\mathsf{FB\_OVP}}$	Overvoltage trip $(V_{FB\_{OVP}} \cdot V_{FB}) / V_{FB}$	V <sub>FB</sub> rising		15	20	24	$\%$
<b>Bus thresholds</b>							
TH <sub>1</sub>	- UVLO 3.3 V bus - OVP not latched - No sink		(3)	0		0.2	V
TH <sub>2</sub>	- UVLO 3.3 V bus - OVP not latched - Sink		(3)	0.26		0.425	V
TH <sub>3</sub>	- UVLO 3.3 V bus - OVP latched - No sink		(3)	0.48		0.65	V

**Table 4. Electrical characteristic (continued)**





Symbol	<b>Parameter</b>	<b>Test condition</b>		<b>Min</b>	<b>Typ</b>	Max	<b>Unit</b>
TH <sub>4</sub>	- UVLO 3.3 V bus - OVP latched - Sink		(3)	0.71		0.875	$\vee$
TH <sub>5</sub>	- UVLO 12 V bus - OVP not latched - No sink		(3)	0.93		1.085	V
TH <sub>6</sub>	- UVLO 12 V bus - OVP not latched - Sink		(3)	1.16		1.31	V
TH7	- UVLO 12 V bus - OVP latched - No sink		(3)	1.385		1.525	$\vee$
TH <sub>8</sub>	- UVLO 12 V bus - OVP latched - Sink		(3)	1.615		<b>VREF</b>	$\vee$

**Table 4. Electrical characteristic (continued)**

1. Specification over the junction temperature range  $(T<sub>J</sub>)$  of -40 to +125 °C are guaranteed by design, characterization and statistical correlation

2. Guaranteed by design

3.  $V_{CC} = 4 V$ 



# <span id="page-11-0"></span>**5 Functional description**

The L5989D is based on a voltage mode control loop. Therefore the duty ratio of the internal switch is obtained through a comparison between a saw-tooth waveform (generated by an oscillator) and the output voltage of the error amplifier as shown in [Figure 3.](#page-11-1) The advantage of this technique is the very short conduction time of the power elements thanks to the proper operation of the control loop without a precise current sense, which instead is required in current mode regulators. Thanks to this architecture the L5989D supports extremely low conversion ratio ( $D = V_{OUT}/V_{IN}$ ) even at very high switching frequency (up to 1 MHz).

<span id="page-11-1"></span>



The main internal blocks are represented in [Figure 4.](#page-11-2)



#### <span id="page-11-2"></span>**Figure 4. Internal block diagram**

12/51 Doc ID 15778 Rev 3

Below follows a brief description of the main blocks:

- A voltage pre-regulator supplies the internal circuitry. The external 1.8 V voltage reference is supplied by this regulator.
- A voltage monitor circuit that checks the input and internal voltages
- A fully integrated sawtooth oscillator whose frequency is 400 kHz  $\pm$  10% when the Fsw pin is floating. Its frequency can be increased/decreased connecting a proper resistor to GND or VREF
- The internal current limitation circuitry monitors the current flowing in both embedded switches to guarantee an effective protection even in extreme duty cycle conditions
- The over voltage protection (OVP) monitors the feedback voltage. If the voltage of this pin overcomes the 20% of the internal reference value (600 mV  $\pm$  1%) it will force the conduction of the low side switch until the overshoot is present
- A voltage mode amplifier. The inverting input and the output are externally available for compensation
- A pulse width modulator (PWM) comparator and the relative logic to drive the embedded switches
- The soft-start circuit charges an external capacitor with a constant current equal to 20 µA (typ.). The soft-start feature is realized clamping the output of the error amplifier until the voltage across the capacitor is below 2.7 V
- The PGOOD is an open collector output: low impedance if the feedback voltage is lower than 0.85 times the internal reference of the error amplifier. An hysteresis is provided
- The circuitry related to the UOS multifunction pin is composed of a 3 bit A/D converter and the decoding logic. It recognizes eight different voltage windows of a VREF voltage magnitude for selecting additional features.
- An inhibit block for stand-by operation
- A circuit to realize the thermal protection function

## <span id="page-12-0"></span>**5.1 Multifunction pin**

The UOS pin is used to configure the device additional features accordingly to the voltage bias imposed through VREF voltage partitioning.

The selectable options are:

- UVLO level: two pre-defined the under voltage lock out thresholds can be selected to match the 3.3 V and 5 V or 12 V power bus
- SINK capability: this feature is always disabled during the soft-start period to be compatible with pre-biased output voltages. After the soft-start phase, the synchronous rectification can be enabled or not depending on the status of the UOS pin. Anyway, in case an overvoltage is detected, the sink capability is always enabled to bring the FB back to regulation as fast as possible
- OVP management: in case the latched mode is selected and an overvoltage event recurs, the switching activity will be suspended until VCC is reapplied or the SS/INH pin is toggled. Otherwise when the overvoltage transient is ended the regulator will work accordingly to the load request without regulation discontinuity

The circuitry related to the UOS multifunction pin is composed of a 3 bit A/D converter and the decoding logic. [Table](#page-13-0)  $5$  shows the internal thresholds of each voltage window



composing the VREF magnitude. The voltage biasing of the multifunction can be set accordingly to table [Table 6.](#page-13-1)



#### <span id="page-13-0"></span>**Table 5. A/D voltage windows**

<span id="page-13-1"></span>**Table 6. UOS voltage biasing** 

$R1$ (k $\Omega$ )	$R2$ (k $\Omega$ )	$V_{OUS}(V)$	<b>UVLO</b>	<b>OVP</b>	<b>SINK</b>
$\Omega$	N.C.	1.8	12 V bus	Latch	Sink
0.68	2.7	1.438	12 V bus	Latch	No sink
1.2	2.7	1.246	12 V bus	No latch	Sink
$\overline{c}$	2.7	1.034	12 V bus	No latch	No sink
3.3	2.7	0.810	$3.3 V$ bus	Latch	Sink
6.2	2.7	0.546	$3.3 V$ bus	Latch	No sink
11	2.7	0.355	$3.3 V$ bus	No latch	<b>Sink</b>
N.C.	0	0	$3.3 V$ bus	No latch	No sink



## <span id="page-14-0"></span>**5.2 Oscillator**

The generation of the internal saw-tooth waveform is based on the constant current charge / discharge of an internal capacitor. The current generator is designed to get a switching frequency of 400 kHz  $\pm$  10% in case the FSW pin is left floating.

The current mirror connected to FSW (see [Figure](#page-14-1) 5) pin acts increasing / decreasing the value of the internal charging current to adjust the oscillator frequency. Since the internal circuitry forces the FSW voltage bias at 1.235 V, the user can easily source / sink current in this pin connecting a pull up resistor to VREF or a pull down to GND respectively.

<span id="page-14-1"></span>**Figure 5. Oscillator circuit block diagram**



The value of the pull up resistor versus VREF to decrease the oscillator frequency follows the formula:

$$
R_1(K\Omega) = \frac{8.5 \cdot 10^3}{400 - F_{SW}(KHz)} + 0.95
$$

In the same way to increase the switching frequency the pull down resistor is selected using the formula:

$$
R_2(K\Omega) = \frac{18 \cdot 10^3}{F_{SW}(KHz) - 400} - 2.1
$$

[Table](#page-24-1) 10 shows some resistor values to adjust the oscillator frequency

$R1$ (k $\Omega$ )	$f_{SW}$ (kHz)	$R2 (k\Omega)$	$f_{SW}$ (kHz)
43	198	360	450
47	215	180	499
56	245	120	548
62	261	91	594
82	295	56	711
110	322	43	801
150	343	33	915
220	361	27	1022

<span id="page-15-0"></span>**Table 7. FSW resistor examples**

To improve the line transient performance, the voltage feed forward is implemented by changing the slope of the sawtooth according to the input voltage change (see [Figure](#page-15-1)  $6a$ ).

<span id="page-15-1"></span>**Figure 6. Sawtooth: voltage feed forward**



The slope of the sawtooth does not change if the oscillator frequency is increased by an external signal or adjusted by the external resistor (see [Figure](#page-15-2) 7). As a consequence the gain of the PWM stage is a function of the switching frequency and its contribution must be taken in account when performing the calculations of the compensation network (see [Chapter](#page-31-0) 6.4.1 and Chapter 6.4.2).

<span id="page-15-2"></span>





## <span id="page-16-0"></span>**5.3 External voltage reference**

An external 1.8 V regulated voltage is provided. This reference is useful to set the voltage at the multifunction pin (see *[Chapter](#page-12-0) 5.1*) or to source current to ILIM-ADJ and FSW pins (see and *[Chapter](#page-19-0) 5.5.2*). The typical current capability is 4 mA.

## <span id="page-16-1"></span>**5.4 Soft-start**

When VCC is above the selected UVLO threshold the start-up phase takes place. At startup, a voltage ramp is generated charging the external capacitor  $C_{SS}$  with an internal current generator. The device is in inhibit mode as long as SS/INH pin is below the INH threshold.

The L5989D implements the soft-start phase by clamping the output of the error amplifier and, being based on a voltage mode control, the duty cycle. In fact the comparison between the output of the error amplifier and the internal saw tooth waveform generates the duty cycle needed to keep the output voltage in regulation.

Two different current sources charge the external capacitor depending on the pin voltage in order to reduce the power consumption in INH mode.

$$
I_{SS} = \begin{cases} I_{SS1} = 5\mu A & 0 < V_{SS/INH} < 1 \\ I_{SS2} = 22\mu A & 1 < V_{SS/INH} < 2.9 \end{cases}
$$

The equation for the soft-start time is:

$$
T_{SS} = \Delta T_1 + \Delta T_2 = \frac{C_{SS}}{I_{SS1}} \times (1 - 0) + \frac{C_{SS}}{I_{SS2}} \times (2.9 - 1)
$$

Considering  $I_{SS2}/I_{SS1} = 22/5 = 4.4$ , the proper soft-start capacitor is simply calculated as follows:

$$
C(nF) = Tss(mS) \times 3.5
$$

During the soft-start phase ( $V_{SS}$  < 2.9 V):

- the sink capability is always disabled (independently from the multifunction pin settings) to be compatible with pre-biased output voltage
- in case the overcurrent limit is detected, a constant current protection is provided in order to deliver extra current for charging the output capacitor (see *[Chapter](#page-19-0) 5.5.2* for description of current protection management).





During normal operation the C<sub>SS</sub> is discharged with a constant current of 22  $\mu$ A (typ.) only if:

- HICCUP mode is triggered (see *[Chapter](#page-19-0) 5.5.2*)
- the input voltage goes below the UVLO threshold (see *[Chapter](#page-20-0) 5.5.3*)
- the internal temperature is over 150 $^{\circ}$ C (see *[Chapter](#page-21-0) 5.5.4*)

A new SS cycle will start when the  $V_{SS}$  drops below the INH threshold.

New high performance ICs often require more than one supply voltage. Most of these applications require well defined start-up sequencing, in order to avoid potential damage and latch-up of the processing core. Sharing the same soft-start capacitor for a set of regulators, the output voltages increase with the same slew rate implementing a "simultaneous start-up" sequencing method.

## <span id="page-17-0"></span>**5.5 Monitoring and protections**

#### <span id="page-17-1"></span>**5.5.1 Overvoltage**

The device provides the overvoltage protection monitoring the output voltage through the FB pin. If the voltage sensed on FB pin reaches a value 20% (typ.) greater than the reference of the error amplifier, the low-side MOSFET is turned on to discharge as fast as possible the output capacitor. It is possible to set two different behaviors in case of OVP:

- In case the OVP latched mode is active (see *[Chapter](#page-12-0) 5.1*), the internal oscillator is suspended and the low side switch will be kept on until the input voltage goes below the selected UVLO threshold or the SS/INH pin is forced below the INH threshold.
- In case of NOT latched OVP mode is active, the low side MOS is forced ON until the feedback voltage is higher than the OVP threshold (20% greater than the reference of the error amplifier).



<span id="page-17-2"></span>**Figure 8. OVP not latched**



<span id="page-18-0"></span>



#### <span id="page-19-0"></span>**5.5.2 Current limiting**

The current limiting feature acts in different ways depending on the operative conditions.

- In case an overcurrent detection happens after the soft-start phase, the internal logic will trigger the "HICCUP" mode. Both switches are turned off and the soft-start capacitor is discharged with a constant current of 22  $\mu$ A (typ.). When the SS/INH voltage drops below the INH threshold a new SS cycle will start.
- During the soft-start phase the overcurrent information is used to provide a constant current protection. In this way additional current is available to charge the output capacitor during power up.

The most common way is to sense the current flowing through the power MOSFETs. However, due to the noise created by the switching activity of the power MOSFETs, the current sense is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as "masking time" or "blanking time". For this reason, the current cannot be sensed through the high-side MOSFET in the case of extremely low duty cycles, nor through the low-side MOSFET in the case of very high duty cycles.

The L5989D assures the effective protection sensing the current flowing in both embedded switches. The protection achieved by sensing the current in the high-side MOSFET is called "peak overcurrent protection", while the protection achieved by sensing the current in the low-side MOSFET is called "valley overcurrent protection". When the current limit is reached during normal operation, the so called HICCUP mode is triggered, and the soft-start cap is discharged and recharged. However, during the start-up phase, additional current is required to charge the output capacitor. This could continuously trigger the HICCUP intervention preventing the system from reaching a steady working condition. For this reason the HICCUP feature is disabled during the start-up phase and a constant current mode is active to charge the output capacitor. In this case, when the peak current limit is triggered after a conduction time equal to the "masking time", the high-side MOSFET is turned off and the low side MOSFET is kept on until the flowing current goes below the "valley" current limit. If necessary, some switching pulses are skipped, as illustrated in [Figure](#page-20-2) 10. Thus, the combination of the "peak" and "valley" current limits assure the effectiveness of the overcurrent protection even in extreme duty cycle conditions. The current threshold of the low side is designed higher than the high side one to guarantee the proper protection.

The constant current mode during the soft-start phase limits the maximum current up to:

$$
I_{MAX} = I_{VALLEY\_TH} + \frac{V_{IN} - V_{OUT}}{L} \cdot T_{MASK}
$$

The overcurrent limit protection is adjustable (higher or lower than the nominal value) through an external resistor. To guarantee effective protection, both thresholds (valley and peak) are in tracking.

The typical active thresholds in case of ILIM-ADJ pin left floating are  $I_{PEAK-TH} = 4.0$  A,  $I_{VAII}$   $_{FY}$   $_{TH}$  = 4.58 A. The dimensioning of the pull up resistor versus VREF to decrease the peak (and valley) thresholds follows the formula:

$$
\mathsf{R}_3(k\Omega) \, = \, \frac{270.6}{\mathsf{lpk}(A)-4.026}, \qquad \quad \mathsf{Ivy}(A) \, = \, \Big( \frac{287}{\mathsf{R}_3(k\Omega)} \Big) + 4.58
$$



In the same way the pull down resistor is selected using the following formula to increase the maximum current thresholds:

$$
R_{g}(k\Omega) = \frac{120}{4.026 - lpk(A)}, \qquad \quad \text{Ivy}(A) = 4.58 - \left(\frac{127}{R_{g}(k\Omega)}\right)
$$

#### **ZOOM skipped switching pulses HICCUP** prote **Constant current protection during soft start time Is triggered at the end of the SS time** ↘ **soft start time Valley current limit** Pomean(CQ Prifreq(CT) P2:ms(C1)<br>5.74 V Primesn(C4)  $P5$ dut/(CD P1 form(C1) P2rms(C1)<br>2.91 V P3 mean(C3) P4mean(C4) PS debyt01) oo. 2.00 A.3  $50.0\,\mu{\rm s}$ iller)<br>fate v

#### <span id="page-20-2"></span>**Figure 10. Constant current protection at extreme duty cycles**





#### <span id="page-20-1"></span>**Table 8. ILIM-ADJ resistor examples**

#### <span id="page-20-0"></span>**5.5.3 UVLO**

The under-voltage-lock-out (UVLO) is adjustable by the multifunction pin (see *[Chapter](#page-12-0) 5.1*). It is possible to set two different thresholds:

- 2.9 V for 3.3 V BUS
- 8 V for 12 V BUS



#### <span id="page-21-0"></span>**5.5.4 Thermal shutdown**

When the junction temperature reaches 150 °C the device enters in thermal shutdown. Both MOSFETs are turned off and the soft-start capacitor is discharged with a current of 22  $\mu$ A. The device doesn't restart until the junction temperature goes down to 120 °C.

## <span id="page-21-1"></span>**5.6 Power Good**

An internal comparator monitors the FB to drive the PGOOD open collector output.

The voltage reference of the comparator is 85% typ. of the nominal FB voltage (0.6V) and an hysteresis of 5% typ. is provided to increase the noise immunity of the circuitry.

$$
V_{RISING} = 0.85 \cdot V_{FB} \cdot \left(1 + \frac{R_8}{R_6}\right)
$$

$$
V_{FALLING} = 0.80 \cdot V_{FB} \cdot \left(1 + \frac{R_8}{R_6}\right)
$$

The PGOOD output is driven in low impedance state as long as the output voltage is lower than  $V_{BISING}$  threshold, otherwise released in high impedance.

In case the output voltage drops below the  $V_{FAI+ING}$  threshold the PGOOD output goes in low impedance.

In case an external type III compensation network is used (see *[Chapter](#page-27-0) 6.4.1*), the leading network across the resistor  $\mathsf{R}_8$  could introduce a phase shift of the sensed FB voltage respect to the output voltage during load transitions.

## <span id="page-21-2"></span>**5.7 Minimum on time**

The L5989D is based on a voltage mode control loop. The advantage of this technique is the very short conduction time of the power elements thanks to the proper functioning of the control loop without a current sense (that is challenging with low conduction times), which instead is required in current mode regulators. The optimized architecture, the design solutions and the high performance fabrication technique allow power elements to achieve extremely short conduction times. This allows very high switching frequency operation even in very low duty cycle applications. [Figure](#page-22-1) 11 shows how the L5989D can easily manage a minimum conduction time of 200 ns. Moreover, thanks to the embedded P-MOS used for the high-side, no bootstrap capacitor is required. This means that the device is able to manage a duty cycle of 100%.





#### <span id="page-22-1"></span>**Figure 11. Minimum T<sub>ON</sub>**

# <span id="page-22-0"></span>**5.8 Error amplifier**

The error amplifier (E/A) provides the error signal to be compared with the sawtooth to perform the Pulse Width Modulation. Its non-inverting input is internally connected to a 0.6 V voltage reference, while its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier so with high DC gain and low output impedance.

The uncompensated error amplifier characteristics are the following:



#### **Table 9. Uncompensated error amplifier**

In continuos conduction mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor. In case the zero introduced by the output capacitor helps to compensate the double pole of the LC filter a type II compensation network can be used. Otherwise, a type III compensation network has to be used (see *[Chapter](#page-26-0) 6.4* for details about the compensation network selection).

Anyway the methodology to compensate the loop is to introduce zeros to obtain a safe phase margin.



# <span id="page-23-0"></span>**6 Application information**

## <span id="page-23-1"></span>**6.1 Input capacitor selection**

The capacitor connected to the input has to be capable to support the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So the input capacitor must have a RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

$$
I_{RMS} = I_O \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}
$$

Where Io is the maximum DC output current, D is the duty cycles,  $\eta$  is the efficiency. This function has a maximum at  $D = 0.5$  and, considering  $\eta = 1$ , it is equal to  $I_0/2$ .

In a specific application the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

$$
D_{MAX} = \frac{V_{OUT} + \Delta V_{LOW\_SIDE}}{V_{INMIN} + \Delta V_{LOW\_SIDE} - \Delta V_{HIGH\_SIDE}}
$$

and

$$
D_{MIN} = \frac{V_{OUT} + \Delta V_{LOW\_SIDE}}{V_{INMAX} + \Delta V_{LOW\_SIDE} - \Delta V_{HIGH\_SIDE}}
$$

Where  $\Delta V_{HIGH}$  SIDE and  $\Delta V_{LOW}$  SIDE are the voltage drops across the embedded switches. The peak to peak voltage across the input filter can be calculated as:

$$
V_{PP} = \frac{I_O}{C_{IN} \cdot f_{SW}} \cdot \left[ \left( 1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_O
$$

Given a physical dimension, ceramic capacitors can met well the requirements of the input filter substaining an higher input current than electrolytic / tantalum types. In this case the equation of  $C_{IN}$  as a function of the target  $V_{PP}$  can be written as follows:

$$
C_{1N} = \frac{I_O}{V_{PP} \cdot f_{SW}} \cdot \left[ \left(1 - \frac{D}{\eta}\right) \cdot D + \frac{D}{\eta} \cdot (1 - D)\right]
$$



Considering  $\eta=1$  this function has its maximum in D = 0.5:

$$
C_{IN\_MIN} = \frac{I_O}{2 \cdot V_{PP\_MAX} \cdot f_{SW}}
$$

Typically  $C_{\text{IN}}$  is dimensioned to keep the maximum peak-peak voltage across the input filter in the order of 1%  $V_{IN-MAX}$ 

<span id="page-24-1"></span>



## <span id="page-24-0"></span>**6.2 Inductor selection**

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value in order to have the expected current ripple has to be selected. The rule to fix the current ripple value is to have a ripple at 20%-40% of the output current. The inductance value can be calculated by the following equation:

$$
\Delta I_L = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT}}{L} \cdot T_{OFF}
$$

Where  $T_{ON}$  and  $T_{OFF}$  are the on and off time of the internal power switch. The maximum current ripple, at fixed Vout, is obtained at maximum  $T_{OFF}$  that is at minimum duty cycle (see previous section to calculate minimum duty). So fixing  $\Delta I_L = 20\%$  to 40% of the maximum output current, the minimum inductance value can be calculated:

$$
L_{MIN} = \frac{V_{OUT} + V_F}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SW}}
$$

where  $F_{SW}$  is the switching frequency  $1/(T_{ON} + T_{OFF})$ .

For example for  $V_{OUT}$  = 3.3 V,  $V_{IN}$  = 12 V,  $I_{O}$  = 4 A and  $F_{SW}$  = 400 kHz the minimum inductance value to have  $\Delta I_1 = 30\%$  of  $I_0$  is about 4.7 µH.

The peak current through the inductor is given by:

$$
I_{L, PK} = I_0 + \frac{\Delta I_L}{2}
$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.

Doc ID 15778 Rev 3 25/51



In the table below some inductor part numbers are listed.



<span id="page-25-1"></span>

## <span id="page-25-0"></span>**6.3 Output capacitor selection**

The current in the capacitor has a triangular waveform (with zero average value) which generates a voltage ripple across it. This ripple is due to the capacitive component and the resistive component (ESR). So the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

$$
\Delta V_{\text{OUT}} = \text{ESR} \cdot \Delta I_{\text{MAX}} + \frac{\Delta I_{\text{MAX}}}{8 \cdot C_{\text{OUT}} \cdot f_{\text{SW}}}
$$

Usually the resistive component of the ripple is much higher than the capacitive one, if the output capacitor adopted is not a multi layer ceramic capacitor (MLCC) with very low ESR value.

The output capacitor is important also for loop stability: it fixes the double LC filter pole and the zero due to its ESR. In *[Chapter](#page-26-0) 6.4*, it will be illustrated how to consider its effect in the system stability.

For example with  $V_{OUT}$  = 3.3 V,  $V_{IN}$  = 12 V,  $\Delta I_1$  = 0.6 A (resulting by the inductor value), in order to have a  $\Delta V_{\text{OUT}} = 0.01 \cdot V_{\text{OUT}}$ , if the multi layer capacitor are adopted, 10 µF are needed and the ESR effect on the output voltage ripple can be neglected. In case of not negligible ESR (electrolytic or tantalum capacitors), the capacitor is chosen taking into account its ESR value. So 100 µF with ESR = 40 m $\Omega$  is compliant with the requested output voltage ripple.

The output capacitor is also important to sustain the output voltage when a load transient with high slew rate is required by the load. When the load transient slew rate exceeds the



system bandwidth the output capacitor provides the current to the load. So if the high slew rate load transient is required by the application the output capacitor and system bandwidth have to be chosen in order to sustain load transient and to have a fast response to the transient.

In the table below some capacitor series are listed.

<b>Manufacturer</b>	<b>Series</b>	Cap value $(\mu F)$	Rated voltage (V)	ESR (m $\Omega$ )
<b>MURATA</b>	GRM32	22 to 100	6.3 to 25	< 5
	GRM31	10 to 47	6.3 to 25	< 5
<b>PANASONIC</b>	<b>ECJ</b>	10 to 22	6.3	< 5
	<b>EEFCD</b>	10 to 68	6.3	15 to 55
<b>SANYO</b>	TPA/B/C	100 to 470	4 to 16	40 to 80
TDK	C3225	22 to 100	6.3	< 5

<span id="page-26-1"></span>**Table 12. Output capacitors**

# <span id="page-26-0"></span>**6.4 Compensation network**

The compensation network has to assure stability and good dynamic performance. The loop of the L5989D is based on the voltage mode control. The error amplifier is a voltage operational amplifier with high bandwidth. So selecting the compensation network the E/A will be considered as ideal, that is, its bandwidth is much larger than the system one.

The transfer functions of PWM modulator and the output LC filter are studied. The transfer function PWM modulator, from the error amplifier output (COMP pin) to the OUT pin, results:

$$
G_{PW0}(f_{SW0}) = \frac{V_{IN}}{V_s} \cdot H(f_{SW0})
$$

where  $V_S$  is the sawtooth amplitude and H represent its reliance on the switching frequency. As seen in *[Chapter](#page-14-0) 5.2*, the voltage feed forward generates a sawtooth amplitude directly proportional to the input voltage, that is:

$$
V_S(f_{SW0}) = K \cdot V_{IN} \cdot H(f_{SW0})
$$

The internal saw tooth is designed in order to have the maximum amplitude at the natural switching frequency of the device.

At  $f_{SW0}$  = 400 kHz the PWM modulator can be written as:

$$
G_{\text{PW0}}(400 \text{ kHz}) = \frac{1}{K} = \frac{V_{\text{IN}}}{V_{\text{S}}(400 \text{ kHz})} = 9
$$

The adjustment of the switching frequency through the FSW pin modify the gain of the internal saw tooth (see [Chapter](#page-14-0) 5.2).

$$
F_{SW}(kHz) = 0 \t (400 \text{ kHz}) \t {100 \text{ kHz}} \t {100 \text{ kHz}} = 0 \t {100 \text{ kHz}}
$$

$$
G_{PW0}(f_{SW}) = G_{PW0}(400 \text{ kHz}) \cdot \frac{G_{W}(W12)}{400} = 9 \cdot \frac{G_{W}(W12)}{400}
$$

The transfer function on the LC filter is given by:

$$
G_{LC}(s) = \frac{1 + \frac{s}{2\pi \cdot f_{ZESR}}}{1 + \frac{s}{2\pi \cdot Q \cdot f_{LC}} + \left(\frac{s}{2\pi \cdot f_{LC}}\right)^2}
$$

where:

$$
f_{LC} = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{OUT}} \cdot \sqrt{1 + \frac{ESR}{R_{OUT}}}}, \qquad f_{ZESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}
$$

$$
Q = \frac{\sqrt{R_{OUT} \cdot L \cdot C_{OUT} \cdot (R_{OUT} + ESR)}}{L + C_{OUT} \cdot R_{OUT} \cdot ESR}, \qquad R_{OUT} = \frac{V_{OUT}}{I_{OUT}}
$$

Two different kind of networks can compensate the loop depending on the output capacitor.

Type II network is used to compensate the loop with high ESR output capacitors, type III with low ESR output capacitors (MLCC). In the two following paragraph the guidelines to select the Type II and Type III compensation network are illustrated.

#### <span id="page-27-0"></span>**6.4.1 Type III compensation network**

The methodology to stabilize the loop consists of placing two zeros to compensate the effect of the LC double pole, so increasing phase margin; then to place one pole in the origin to minimize the dc error on regulated output voltage; finally to place other poles far away the zero dB frequency.

In [Figure](#page-28-0) 12 the type III compensation network is shown. This network introduces two zeros  $(f_{Z1}, f_{Z2})$  and three poles  $(f_{P0}, f_{P1}, f_{P2})$ . They expression are:

$$
f_{Z1} = \frac{1}{2\pi \cdot C_7 \cdot (R_8 + R_7)},
$$
  $f_{Z2} = \frac{1}{2\pi \cdot R_5 \cdot C_5}$ 

$$
f_{P0} = 0, \t f_{P1} = \frac{1}{2\pi \cdot R_7 \cdot C_7}, \t f_{P2} = \frac{1}{2\pi \cdot R_5 \cdot \frac{C_5 \cdot C_6}{C_5 + C_6}}
$$



<span id="page-28-0"></span>**Figure 12. Type III compensation network**



<span id="page-28-1"></span>



The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follow:

- 1. Choose a value for  $R_1$ , usually between 1 k $\Omega$  and 5 k $\Omega$ .
- 2. Choose a gain (R<sub>5</sub>/R<sub>8</sub>) in order to have the required bandwidth (BW), that means:

$$
R_5 = \frac{BW}{f_{LC}} \cdot K \cdot R_8
$$

where K is the feed forward constant and 1/K is equals to 9.

3. Calculate C<sub>5</sub> by placing the zero at 50% of the output filter double pole frequency (f<sub>LC</sub>):

$$
C_5 = \frac{1}{\pi \cdot R_5 \cdot f_{LC}}
$$

4. Calculate  $\mathsf{C}_6$  by placing the second pole at four times the system bandwidth (BW):

$$
C_6 = \frac{C_5}{2\pi \cdot R_5 \cdot C_5 \cdot 4 \cdot BW - 1}
$$

5. Set also the fist pole at four times the system bandwidth and also the second zero at the output filter double pole:

$$
R_7 = \frac{R_8}{\frac{4 \cdot BW}{f_{LC}} - 1}, \qquad C_7 = \frac{1}{2\pi \cdot R_7 \cdot 4 \cdot BW}
$$

The suggested maximum system bandwidth is equals to the switching frequency divided by 3.5 ( $F_{SW}/3.5$ ), anyway lower than 120kHz if the  $F_{SW}$  is set higher than 500 kHz.

For example with  $V_{OUT} = 1.2$  V,  $V_{IN} = 12$  V,  $I_{O} = 4$  A, L = 4.7  $\mu$ H,  $C_{OUT} = 47 \mu$ F, the type III compensation network is:

 $R_8 = 4.7$ kΩ,  $R_6 = 4.7$ kΩ,  $R_7 = 180$ Ω,  $R_5 = 3.3$ KΩ,  $C_7 = 3.3$ n $F$ ,  $C_5 = 10$ n $F$ ,  $C_6 = 150$ p $F$ 

In [Figure](#page-30-0) 14 is shown the module and phase of the open loop gain. The bandwidth is about 68 kHz and the phase margin is 50°.





<span id="page-30-0"></span>**Figure 14. Open loop gain bode diagram with ceramic output capacitor**



#### <span id="page-31-0"></span>**6.4.2 Type II compensation network**

In *[Figure](#page-31-1) 15* the type II network is shown.

<span id="page-31-1"></span>



The singularities of the network are:

$$
f_{Z1} = \frac{1}{2\pi \cdot R_5 \cdot C_5}, \qquad f_{P0} = 0, \qquad f_{P1} = \frac{1}{2\pi \cdot R_5 \cdot \frac{C_5 \cdot C_6}{C_5 + C_6}}
$$

In [Figure](#page-31-2) 16 the bode diagram of the PWM and LC filter transfer function  $(G_{PWO} \cdot G_{LC}(f))$ and the open loop gain  $(G_{\text{LOOP}}(f) = G_{\text{PWO}} \cdot G_{\text{LC}}(f) \cdot G_{\text{TYPEII}}(f))$  are drawn.



#### <span id="page-31-2"></span>**Figure 16. Open loop gain: module bode diagram**

The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follow:

32/51 Doc ID 15778 Rev 3



- 1. Choose a value for  $R_8$ , usually between 1 k $\Omega$  and 5 k $\Omega$ , in order to have values of C5 and C6 not comparable with parasitic capacitance of the board.
- 2. Choose a gain (R<sub>5</sub>/R<sub>8</sub>) in order to have the required bandwidth (BW), that means:

$$
\mathsf{R}_5 = \Big(\frac{\mathsf{f}_{\mathsf{ESR}}}{\mathsf{f}_{\mathsf{LC}}}\Big)^2 \cdot \frac{\mathsf{BW}}{\mathsf{f}_{\mathsf{ESR}}} \cdot \frac{\mathsf{V}_{\mathsf{S}}}{\mathsf{V}_{\mathsf{IN}}} \cdot \mathsf{R}_{\mathsf{8}}
$$

Where  $f_{ESR}$  is the ESR zero:

$$
f_{ESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}
$$

and Vs is the saw-tooth amplitude. The voltage feed forward keeps the ratio Vs/Vin constant.

3. Calculate  $C_5$  by placing the zero one decade below the output filter double pole:

$$
C_5 = \frac{10}{2\pi \cdot R_5 \cdot f_{LC}}
$$

4. Then calculate  $C_7$  in order to place the second pole at four times the system bandwidth (BW):

$$
C_7 = \frac{C_5}{2\pi \cdot R_5 \cdot C_5 \cdot 4 \cdot BW - 1}
$$

For example with  $V_{\text{OUT}} = 1.2V$ ,  $V_{\text{IN}} = 12 V$ ,  $I_{\text{O}} = 4 A$ , L = 4.7  $\mu$ H,  $C_{\text{OUT}} = 330 \mu$ F, ESR = 35 m $\Omega$ , the type II compensation network is:

$$
R_8 = 4.7k\Omega
$$
,  $R_6 = 4.7K\Omega$ ,  $R_5 = 22k\Omega$ ,  $C_5 = 2.2nF$ ,  $C_6 = 33pF$ 

In [Figure](#page-33-0) 17 is shown the module and phase of the open loop gain. The bandwidth is about 42 kHz and the phase margin is 56°.





<span id="page-33-0"></span>**Figure 17. Open loop gain bode diagram with high ESR output capacitor**

The response of the system to a load transition in terms of output voltage regulation is affected not only by the designed compensation network but it also rely on the selection of the power components (the inductor value, for example, limits the slew rate of the current).

Some measurements of the output regulation during load transient for the examples are provided at the end of this document.

34/51 Doc ID 15778 Rev 3



## <span id="page-34-0"></span>**6.5 R.M.S. current of the embedded power MOSFETs**

The L5989D integrates both the power elements (high side and low side) and so the power dissipation is often the bottleneck for the output current capability (refer to *[Chapter](#page-35-0) 6.6* for the estimation of the operating temperature).

Nevertheless, as mentioned in *[Description on page](#page-5-0) 6* the device can manage a continuos output current of 4 A in most of the application conditions.

However the rated continuos current is 5 A and the rated RMS current of the power elements is 4.5 A, where:

$$
I_{RMS HS} = I_{LOAD} \cdot \sqrt{D}
$$

$$
I_{RMS LS} = I_{LOAD} \cdot \sqrt{1 - D}
$$

and the duty cycle D:

$$
D = \frac{V_{OUT} + (R_{DSONLS} + DCR) \cdot I_{LOAD}}{V_{IN} + (R_{DSONLS} - R_{DSONHS}) \cdot I_{LOAD}}
$$

Fixing the limit of 4.5 A for  $I_{RMS HS}$  and  $I_{RMS LS}$  the maximum output current can be derived, as illustrated in [Figure](#page-34-1) 18.

<span id="page-34-1"></span>





## <span id="page-35-0"></span>**6.6 Thermal considerations**

The thermal design is important to prevent the thermal shutdown of the device if the junction temperature goes above 150 °C. The three different sources of losses within the device are:

a) conduction losses due to the not negligible  $R_{DSON}$  of the power switch; these are equal to:

$$
P_{ON} = R_{DSON_HS} \cdot (I_{OUT})^2 \cdot D + R_{DSON_LS} \cdot (I_{OUT})^2 \cdot (1 - D)
$$

Where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between  $V_{\text{OUT}}$  an  $V_{\text{IN}}$ , but actually it is quite higher to compensate the losses of the regulator. So the conduction losses increases compared with the ideal case.

b) switching losses due to power MOSFET turn ON and OFF; these can be calculated as:

$$
P_{SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} \cdot Fsw = V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW}
$$

Where  $T<sub>RISE</sub>$  and  $T<sub>FALL</sub>$  represent the switching times of the power element that cause the switching losses when driving an inductive load (see [Figure](#page-35-1) 19).  $T_{SW}$  is the equivalent switching time.

<span id="page-35-1"></span>



c) Quiescent current losses, calculated as:

$$
\mathsf{P}_{\mathsf{Q}} = \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{I}_{\mathsf{Q}}
$$

where  $I_{\Omega}$  is the quiescent current.



The junction temperature  $\mathsf{T}_\mathsf{J}$  can be calculated as:

$$
T_J = T_A + Rth_{JA} \cdot P_{TOT}
$$

Where  $T_A$  is the ambient temperature and  $P_{TOT}$  is the sum of the power losses just seen.

 $R<sub>thJA</sub>$  is the equivalent static thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The static Rth<sub>JA</sub> measured on the application is about 40 °/W.

The thermal impedance of the system, considered as the device in HTSSOP16 package soldered on the application board, takes on an important rule when the maximum output power is limited by the static thermal performance and not by the electrical performance of the device. Therefore the embedded power elements could manage an higher current but the system is already taking away the maximum power generated by the internal losses.

In case the output power increases the thermal shutdown will be triggered because the junction temperature triggers the designed thermal shutdown threshold.

The  $R_{TH}$  is a static parameter of the package: it sets the maximum power loss which can be generated from the system given the operation conditions.

If we suppose, as an example,  $T_A = 40 \degree C$ , 140 °C is the maximum operating temperature before triggering the thermal shutdown and  $R_{TH} = 40 \degree C/W$  so the maximum power loss achievable with the thermal performance of the system will be:

$$
P_{MAX \, DC} = \frac{\Delta T}{R_{TH}} = \frac{T_{J \, MAX} - T_{AMB}}{R_{TH}} = \frac{100}{40} = 2.5W
$$

The switching, conduction and quiescent losses in case of  $V_{\text{IN}} = 12$  V,  $V_{\text{OUT}} = 1.2$  V, f<sub>SW</sub> = 400 kHz are plotted in [Figure 20.](#page-36-0) The calculations are performed considering the typical  $R_{DS(on)}$  of the power element for a junction temperature of 125 °C ( $R_{DS}$ <sub>ON HS</sub> = 120 m $\Omega$ ,  $R_{DS}$  <sub>ON LS</sub> = 83 mΩ; see *[Maximum ratings on page](#page-7-0) 8* for details).

Conditions:  $V_{IN}$  = 12 V,  $V_{OUIT}$  = 1.2 V,  $f_{SW}$  = 400 kHz

<span id="page-36-0"></span>**Figure 20. Estimation of the internal power losses**





The red trace represents the maximum power which can be taken away as calculated above, whilst the purple trace is the total internal losses.

As a consequence, given these operating conditions, the system can manage a continuos output current up to 4.2 A. The device could deliver a continuos output current up to 5 A to the load (see *[Chapter](#page-34-0) 6.5*), however the maximum power loss of 2.5 W is reached with an output current of 4.2 A, so the maximum output power is derated.

The calculation of the internal power losses must be done for each specific operating condition given by the final application.

For example, the result showed in [Figure 20.](#page-36-0) is not valid in case the  $V_{IN}$  is equal to 5 V instead of 12 V: the lower contribution of the switching losses, which are proportional to the input voltage, increases the maximum output current from 4.2 A to 4.5 A (see [Figure](#page-37-0) 21).

Conditions:  $V_{IN} = 5 V$ ,  $V_{OUT} = 1.2 V$ ,  $f_{SW} = 400$  kHz



<span id="page-37-0"></span>**Figure 21. Estimation of the internal power losses** 

In applications where the current to the output is pulsed, the thermal impedance should be considered instead of the thermal resistance. Also, in these conditions, the current limitations described in *[Chapter](#page-34-0) 6.5* are no more valid since they are related to continuos output current delivery.

The thermal impedance of the system could be much lower than the thermal resistance, which is a static parameter. As a consequence the maximum power losses can be higher than 2.5 W if a pulsed output power is requested from the load:

$$
\mathsf{P}_{\mathsf{MAX}}(t)\,=\,\frac{\Delta\mathsf{T}}{\mathsf{Z}_{\mathsf{TH}}(t)}\,=\,\frac{\mathsf{T}_{\mathsf{J\,MAX}}-\mathsf{T}_{\mathsf{AMB}}}{\mathsf{Z}_{\mathsf{TH}}(t)}
$$

So, depending on the pulse duration and its frequency, the maximum output current (even more than 5 A) can be delivered to the load.



The characterization of the thermal impedance is strictly dependent on the layout of the board. In [Figure 22.](#page-38-1) the measurement of the thermal impedance of the evaluation board of the L5989D is provided.



<span id="page-38-1"></span>**Figure 22. Measurement of the thermal impedance of the evaluation board**

As it can be see, for example, for load pulses with duration of 1 second, the actual thermal impedance is lower than 20 °C/W. This means that, for short pulses, a current higher that 5A (provided the current limitation is set correctly) can be managed.

# <span id="page-38-0"></span>**6.7 Layout considerations**

The PC board layout of switching DC/DC regulator is very important to minimize the noise

injected in high impedance nodes and interferences generated by the high switching current

loops. The L5989D is a monolithic device so most of the critical path are designed internally minimizing the potential issues introduced by the board layout.

In the operation of a step down converter two high current loops become evident and critical. The conduction of the high side switch highlight a current loop composed by the input capacitor, the inductor and the output capacitor whilst during the conduction of the low side switch the current flows from the power ground to the inductor and again the output capacitor.

The first consideration is to keep the trace of the switching node as short as possible to reduce radiated emission.

The bandwidth of the external power supply is limited if compared to the switching frequency of the device so the power supply delivers a certain RMS current in the switching period. As a consequence the input filter substains the input voltage during the conduction time of the



HS switch delivering an impulsive extra current equal to  $I_{\text{LOAD}} + I_{\text{RIPPLE}} - I_{\text{IN RMS}}$  and it is recharged during the conduction time of the low side by the external power supply.

The golden rule is to reduce as much as possible the stray inductance of the path related to the capacitor and  $V_{\text{IN}}$  to reduce injected noise: the suggested layout (see *[Figure](#page-39-0) 23* and [Figure](#page-40-1) 24) solves this matter placing the input filter just above the package of the device to minimize noise. This placement offers the best filtering for the device and minimize the noise injected by the pulsing current path. The additional stray inductance introduced in the path from the switching node and the external inductor is not critical for the operation of the device.

The pin 4 of the L5989D supplies most of the analog circuitry and MOSFET drivers so an RMS current of few mA flows in its trace. A decoupling path between the power and signal input reduces the issues induced by the switching noise: an RC network is helpful to filter the signal supply from the noise generated by the switching activity and it becomes effective when its time constant is bigger than two or three switching cycles. The pin 4 supplies the drivers of the embedded MOSFET so the R value has to be kept limited to avoid voltage spikes during the operation of the embedded driver (the maximum value is in the order of few ohms).

The inductor current flows from power GND to the output capacitor during the conduction time of the LS switch: the power ground plane and the signal ground are kept partitioned in the PCB layout to minimize the injected noise on the signal ground. They are connected together below the ground of the output capacitor which is the less noisy power component.

The connection of the external resistor divider to the feedback pin (FB) is an high impedance node, so the interferences can be minimized placing the routing of feedback node as far as possible from the high current paths. To reduce the pick up noise the resistor divider has to be placed very close to the device.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction to ambient; so a large ground plane enhances the thermal performance of the converter allowing high power conversion.



<span id="page-39-0"></span>**Figure 23. Top board layout**

40/51 Doc ID 15778 Rev 3





<span id="page-40-1"></span>**Figure 24. Bottom board layout**

# <span id="page-40-0"></span>**6.8 Application circuit**

In [Figure](#page-40-2) 25 is shown the demonstration board application circuit working.

The operating switching frequency is 400 kHz. The designed system bandwidth is 68 kHz with a the phase margin of 50°. The peak current limitation is set 5.2 A, the valley current limitation 5.8 A in order to deliver up to 4 A DC to the load.



<span id="page-40-2"></span>**Figure 25. Demonstration board application circuit (** $f_{SW}$  **= 400 kHz)** 



Reference	<b>Part number</b>	<b>Description</b>	<b>Manufacturer</b>
C1	GRM32ER61E226KE15	Chip capacitor 22 µF 25V	Murata
C10	GRM188R71E105KA12	Chip capacitor 1µF 25V	Murata
C <sub>2</sub> A	GRM32ER61C476KE15	Chip capacitor 47 µF 16V	
C <sub>8</sub>		Chip capacitor 1 µF	
C <sub>3</sub>		Chip capacitor 330 nF	
C <sub>5</sub>		Chip capacitor 22 nF	
C <sub>6</sub>		Chip capacitor 1 nF	
C7		Chip capacitor 10 nF	
L1	744 311 470	Inductor 4.7 µH	Wurth elektronik
R1		Chip resistor 12 k $\Omega$ ± 1%	
R <sub>2</sub>		Chip resistor 3.3 k $\Omega$ ± 1%	
R <sub>3</sub>		Chip resistor 220 k $\Omega$ ± 1%	
R <sub>5</sub>		Chip resistor 1.2 k $\Omega$ ± 1%	
R <sub>6</sub>		Chip resistor 4.7 k $\Omega$ ± 1%	
R <sub>7</sub>		Chip resistor 56 $\Omega$ ± 1%	
R <sub>8</sub>		Chip resistor 4.7 k $\Omega$ ± 1%	
<b>R11</b>		Chip resistor 4.7 k $\Omega$ ±1%	
R <sub>12</sub>		Chip resistor 5.6 R $\pm$ 1%	
U1		I.C. L5989D	<b>STMicroelectronics</b>

<span id="page-41-0"></span>Table 13. **Component list** 

In [Figure 26.](#page-42-1) is shown an additional application example where the L5989D operates at a switching of 600 kHz. The designed system bandwidth is 73 kHz with a the phase margin of 51°. The peak current limitation is set 5.2 A, the valley current limitation 5.8 A in order to deliver up to 4 A DC to the load.





### <span id="page-42-1"></span>Figure 26. Demonstration board application circuit ( $f_{SW}$  = 600 kHz)

<span id="page-42-0"></span>





# <span id="page-43-2"></span><span id="page-43-0"></span>**7 Typical characteristics**

<span id="page-43-1"></span>

<span id="page-43-4"></span><span id="page-43-3"></span>





<span id="page-44-1"></span><span id="page-44-0"></span>



<span id="page-44-2"></span>



<span id="page-44-4"></span>



<span id="page-44-5"></span><span id="page-44-3"></span>







<span id="page-45-1"></span><span id="page-45-0"></span>

#### <span id="page-45-2"></span>**Figure 39. Soft-start**





# <span id="page-46-0"></span>**8 Package mechanical data**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK $^{\circledR}$  packages, depending on their level of environmental compliance. ECOPACK $^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

	(mm)				
Dim.	Min.	Typ.	Max.		
$\boldsymbol{\mathsf{A}}$			1.20		
A1			0.15		
A2	0.80	1.00	1.05		
$\sf b$	0.19		0.30		
c	0.09		0.20		
D	4.90	5.00	5.10		
D <sub>1</sub>	2.8	3	3.2		
E	6.20	6.40	6.60		
E <sub>1</sub>	4.30	4.40	4.50		
E2	2.8	3	3.2		
${\bf e}$		0.65			
L	0.45	0.60	0.75		
L1		1.00			
$\sf k$	0.00		8.00		
aaa			0.10		

<span id="page-46-1"></span>**Table 15. HTSSOP16 mechanical data**





<span id="page-47-0"></span>**Figure 40. Mechanical drawing**



# <span id="page-48-0"></span>**9 Order codes**

<span id="page-48-1"></span>**Table 16. Order codes**

Order codes	Package	Packaging
L5989D	HTSSOP16	Tube
L5989DTR_		Tape and reel



# <span id="page-49-0"></span>**10 Revision history**

<span id="page-49-1"></span>





#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**www.st.com**



Doc ID 15778 Rev 3 51/51