## **General Description**

The MAX2140 complete receiver is designed for satellite digital audio radio services (SDARS). The device includes a fully monolithic VCO and only needs a SAW at the IF and a crystal to generate the reference frequency.

To form a complete SDARS radio, the MAX2140 requires only a low-noise amplifier (LNA), which can be controlled by a baseband controller. The small number of external components needed makes the MAX2140-based platform the lowest cost and the smallest solution for SDARS.

The receiver includes a self-contained RF AGC loop and baseband-controlled IF AGC loop, effectively providing a total dynamic range of over 92dB.

Channel selectivity is ensured by the SAW filter and by on-chip monolithic lowpass filters.

The fractional-N PLL allows a very small frequency step, making possible the implementation of an AFC loop. Additionally, the reference is provided by an external XTAL and on-chip oscillator. A reference buffer output is also provided.

A 2-wire interface (I2C-bus compatible) programs the circuit for a wide variety of conditions, providing features such as:

- Programmable gains
- Lowpass filters tuning
- Individual functional block shutdown

The MAX2140 minimizes the requirement on the baseband controller. No compensation or calibration procedures are required. The device is available in a 7mm x 7mm 44-pin thin QFN package.

## **Applications**

- Satellite Digital Audio Radio Services (SDARS)
- 2.4GHz ISM Radios

## **Features**

- Integrated Receiver, Requires Only One SAW Filter
- Self-Contained RF AGC Loop
- Differential I/Q Interface
- Complete Integrated Frequency Generation
- **Bias Supply for External LNAs**
- **Overcurrent Protection**
- **Low-Power Standby Mode**
- Very Small 44-Pin Thin QFN Package

## **Ordering Information**



\**EP = Exposed pad.*

+*Denotes a lead(Pb)-free/RoHS-compliant package.*

# **Block Diagram/Pin Configuration**





# **Absolute Maximum Ratings**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these<br>or any other conditions beyond those in *device reliability.*



# **DC Electrical Characteristics**

(V<sub>CC</sub> = 3.1V to 3.6V; VINANT ≥ V<sub>CC</sub>, VOUTANT in open circuit, T<sub>A</sub> = -40°C to +85°C. Typical values are at V<sub>CC</sub> = 3.3V, V<sub>VINANT</sub> = 3.3V, and  $T_A$  = +25°C, unless otherwise noted.) (Note 1)



# **AC Electrical Characteristics**

(MAX2140 EV kit, current drawn at VOUTANT, I<sub>VOUTANT</sub> = 150mA max, V<sub>CC</sub> = 3.1V to 3.6V, V<sub>VINANT</sub> = 3.1V to 5.3V, f<sub>RF</sub> = 2320MHz to 2345MHz, f<sub>LO</sub> = 2076MHz, T<sub>A</sub> = -40°C to +85°C. Typical values are at V<sub>CC</sub> = V<sub>VINANT</sub> = 3.3V, f<sub>RF</sub> = 2338MHz, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)

Interstage (IF) 259MHz SAW filter specification: insertion loss = 19dB max, 9.3MHz to 12MHz from center attenuation = 24dB min, beyond 12MHz from center attenuation = 40dB min.



# **AC Electrical Characteristics (continued)**

(MAX2140 EV kit, current drawn at VOUTANT, I<sub>VOUTANT</sub> = 150mA max, V<sub>CC</sub> = 3.1V to 3.6V, V<sub>VINANT</sub> = 3.1V to 5.3V, f<sub>RF</sub> = 2320MHz to 2345MHz, f<sub>LO</sub> = 2076MHz, T<sub>A</sub> = -40°C to +85°C. Typical values are at V<sub>CC</sub> = V<sub>VINANT</sub> = 3.3V, f<sub>RF</sub> = 2338MHz, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)

Interstage (IF) 259MHz SAW filter specification: insertion loss = 19dB max, 9.3MHz to 12MHz from center attenuation = 24dB min, beyond 12MHz from center attenuation = 40dB min.



# **AC Electrical Characteristics (continued)**

(MAX2140 EV kit, current drawn at VOUTANT, I<sub>VOUTANT</sub> = 150mA max, V<sub>CC</sub> = 3.1V to 3.6V, V<sub>VINANT</sub> = 3.1V to 5.3V, f<sub>RF</sub> = 2320MHz to 2345MHz, f<sub>LO</sub> = 2076MHz, T<sub>A</sub> = -40°C to +85°C. Typical values are at V<sub>CC</sub> = V<sub>VINANT</sub> = 3.3V, f<sub>RF</sub> = 2338MHz, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)

Interstage (IF) 259MHz SAW filter specification: insertion loss = 19dB max, 9.3MHz to 12MHz from center attenuation = 24dB min, beyond 12MHz from center attenuation = 40dB min.



# **AC Electrical Characteristics (continued)**

(MAX2140 EV kit, current drawn at VOUTANT,  $I_{VOUTANT}$  = 150mA max,  $V_{CC}$  = 3.1V to 3.6V,  $V_{VINANT}$  = 3.1V to 5.3V,  $f_{RF}$  = 2320MHz to 2345MHz,  $f_{LO}$  = 2076MHz,  $T_A$  = -40°C to +85°C. Typical values are at  $V_{CC}$  =  $V_{VINANT}$  = 3.3V,  $f_{RF}$  = 2338MHz,  $T_A$  = +25°C, unless otherwise noted.) (Note 2)

Interstage (IF) 259MHz SAW filter specification: insertion loss = 19dB max, 9.3MHz to 12MHz from center attenuation = 24dB min, beyond 12MHz from center attenuation = 40dB min.



# **Timing Characteristics**



**Note 1:** At T<sub>A</sub> = -40°C, minimum and maximum values are guaranteed by design and characterization.

**Note 2:** Minimum and maximum values are guaranteed by design and characterization, unless otherwise noted.

**Note 3:** At  $T_A$  = +25°C, minimum and maximum values are guaranteed by design and characterization.

**Note 4:** At  $T_A$  = +25°C and  $T_A$  = +85°C, parameters are production tested.

**Note 5:** IF AGC reference level is defined as being the required voltage applied on pin AGCPWM, and the corresponding receiver IF gain, to measure 20mV<sub>P-P</sub> at each I/Q differential output when the RF input power is -91dBm. If even for zero volts applied on pin AGCPWM the I/Q differential outputs are below 20mV<sub>P-P</sub> when the RF input power is -91dBm, then the reference level is defined as zero volts.

**Note 6:** In-band IP2 and IP3 are measured with two CW tones at RF input:  $f_1 = 2339.55M$ Hz,  $f_2 = 2339.75M$ Hz.

**Note 7:** Out-of-band IP2 and IP3 are measured with two CW tones at RF input: f<sub>1</sub> = 2326.25MHz, f<sub>2</sub> = 2330.25MHz.

**Note 8:** Error computed using a crystal with no error.

**Note 9:** No spur in the offset frequency range.

# **Typical Operating Characteristics**

(TA = +25°C, unless otherwise noted.)



# **Typical Operating Characteristics (continued)**

(TA = +25°C, unless otherwise noted.)







# **Pin Description**



# **Detailed Description**

## **Front End**

The front end of the MAX2140, which downconverts the RF signal to IF, is defined from the differential RF inputs (pins RFIN+ and RFIN-) to the output (pins IFOUT+ and IFOUT-) to the SAW filter.

The front end includes a self-contained analog RF AGC loop. The engagement threshold of the loop can be programmed from -35dBm to -15dBm referred to the RF input in 1dB steps using the RF4–RF0 programming bits. The time constant of the loop is set externally by the capacitor connected to RFAGC\_C.

The image reject first mixer ensures a good image and half IF rejection.

The front-end gain can be reduced by programming bits PM3–PM0 over a 22dB range, with a step of 2dB. This allows the selections of SAW filters with different insertion loss.

The IF output is nominally 900Ω differentially and requires pullup inductors to  $V_{CC}$ , which can be used as part of the matching network to the SAW filter impedance.

### **Back End**

The back end, which downconverts the IF signal to quadrature baseband, is defined from the SAW filter inputs (pins IFIN+ and IFIN-) to the baseband outputs (pins IOUT+, IOUT-, QOUT+, QOUT-).

The back end contains an IF AGC loop, which is closed by the baseband controller. The IF AGC control voltage is applied at the AGCPWM pin. The gain can be reduced over 53dB (typ) and exhibits a log-linear characteristic.

The back end also contains individual lowpass filters on each channel. The lowpass-filter bandwidth is the useful SDARS downconverted bandwidth (6.25MHz). The lowpass-filter performance is factory trimmed. The bit IOT switches between the factory-trimmed set and the control through the I2C-compatible bus using bits B4–B1. Even when using the factory-trimmed set, the user can still slightly modify the cutoff frequency (by ±250kHz) by varying bits LP1/LP0.

Highpass filters are also inserted in the back-end signal paths. Their purpose is to remove the DC offset. They are designed for a low corner frequency so as not to degrade the SDARS content. Their exact cutoff frequency is set by the external capacitors connected between IF2 access pins, given by the following equation:

## $f_{\text{cutoff}} = 1/(2 \times \pi \times R \times C)$  [Hz]

where R =  $8000Ω$ , C = external capacitor to be connected.

Finally, the HPF bit allows an increase to the back-end gain by 4dB at the slight expense of a degraded inband linearity.

### **Frequency Generation**

An on-chip VCO and a low-step fractional-N PLL ensure the necessary frequency generation. The 1st mixer's LO is at the VCO frequency itself, while the 2nd mixer's LO is the VCO frequency divided by 4 or by 8 (bit D48). Hence, the two possible IF frequencies for SDARS are 467MHz and 259MHz. Typical applications are based on 259MHz IF frequency.

The reference divider path in the PLL can either use an external crystal and the on-chip crystal oscillator or an external TCXO that can overdrive the on-chip crystal oscillator. A reference division ratio of 1 or 2 is set by the REF bit. The crystal oscillator (or TCXO) signal is available at pin REFOUT. The output is either at the same frequency as the reference signal, or divided by two, based on the setting of bit RFD.

The VCO main division ratio is set by bits N6–N0 (for the integer part) and bits F19–F00 (for the fractional part). The minimum step is below 30Hz, small enough for effective AFC to be implemented by the baseband.

The charge-pump (pin CPOUT) is to be connected to the VCO tuning input (pin VTUNE) through an appropriate loop filter.

### **Overcurrent Protection**

This DC function allows external circuitry consuming up to 150mA and connected to the pin VOUTANT to sink current from a  $V_{CC}$  line (pin VINANT) through overcurrentprotection circuitry.

When no overcurrent is present, a low dropout voltage exists between pins VINANT and VOUTANT. In overcurrent conditions (including short-circuit from VOUTANT to GND), the current is limited to approximately 300mA and bit ACP in the READ byte status goes high.

This circuit also senses if the current drawn at the pin VOUTANT is typically larger than 20mA, in which case the bit AND from the READ byte status goes high (the purpose is to inform the baseband controller if there is any device drawing current from VOUTANT).

# **Applications Information**

### **Serial Interface and Control Registers**

### **I2C Bit Description**

### **MAX2140 Programming Bits:**

The MAX2140 conforms to the Philips I2C standard, 400kbps (fast mode), and operates as a slave.

The MAX2140 addresses can be selected from three values, which are determined by the logic state of the two address-select pins I2CA1 and I2CA2. In all cases, the MSB is transmitted (and read) first.

## **MAX2140 I2C-Compatible Programming Bit Definition: BYTE PLLint:**

RFD = reference buffer division:  $RFD = 0$  (/1) and  $RFD = 1$  (/2)

N6 to N0 is the binary-written main dividing ratio, integer part.

### **BYTE PLLfrac2:**

PLS = Reserved: use only PLS = 0

LI1/0 = Reserved: use only  $LI1 = LI0 = 0$ 

 $INT = Integer N mode: INT = 1 (fractional) and INT =$ 0 (integer)

## **Table 1. MAX2140 Write Address Bytes**



## **Table 2. MAX2140 Read Address Bytes**



## **Table 3. MAX2140 Write Programming Bits**



F19 to F16 is the upper-part binary-written main dividing ratio, fractional part multiplied by  $2^{20} = 1,048,576$ .

#### **BYTES PLLfrac1 and PLLfrac0:**

F15 to F0 is the lower-part binary-written main dividing ratio, fractional part multiplied by  $2^{20} = 1,048,576$ .

#### **BYTE Control:**

REF = reference division ratio:  $REF = 0$  (/1) and REF  $= 1 \ (2)$ 

 $CHP = charge-pump current: CHP = 0 (0.6mA) and$  $CHP = 1 (1.2mA)$ 

D48 = LO division ratio: D48 = 0  $(14)$  and D48 = 1  $(18)$  $SDR =$  shutdown RF AGC:  $SDR = 0$  (on) and  $SDR =$ 1 (shutdown)

ANT = antenna overcurrent protection:  $ANT = 0$  (on) and  $ANT = 1$  (shutdown)

 $SDF =$  shutdown front end:  $SDF = 0$  (on) and  $SDF = 1$ (shutdown)

 $SDB =$  shutdown back end:  $SDB = 0$  (on) and  $SDB =$ 1 (shutdown)

 $SDP =$  shutdown PLL:  $SDP = 0$  (on) and  $SDP = 1$ (shutdown)

#### **BYTE CustomGain:**

RF4/RF3/RF2/RF1/RF0 = RF AGC engagement threshold (dBm): see the RF AGC Settling Time graph in the *Typical Operating Characteristics*.

LP1/LP0 = change by 250kHz the LPF corner frequency: LP1/LP0 = 10 (nominal), LP1/LP0 = 11 (decrease),  $LP1/LP0 = 00$  (increase)

HPF = HPF gain increase by 4dB: HPF =  $0$  (off) and  $HPF = 1$  (on)

### **BYTE PMA\_Test:**

PM3/PM2/PM1/PM0 = PMA gain cutback (dB): PM3/  $PM2/PM1/PM0_{\text{DEC}}$ 

 $SDX =$  shutdown reference buffer:  $SDX = 0$  (on) and SDX = 1 (shutdown)

 $T2/T1/T0 = \text{test bits: } 000 \text{ (normal), } 001 \text{ (main division)},$ 010 (reference division), 011 (reserved),

100 (CHP low-Z), 101 (CHP source on), 110 (CHP sink on), 111 (CHP high-Z)

#### **BYTE LPFTrim:**

B4/B3/B2/B2A/B1 = Reserved for LPF trim. All = 0 in normal operating mode

 $IOT = LPF$  corner frequency setup:  $IOT = 0$  (default factory trim) and IOT = 1 (controllable through  $12C$ ). IOT = 0 in normal operating mode

#### **BYTE Status:**

RF AGC = RF AGC status: RF AGC = 0 (is not engaged) and RF AGC = 1 (engaged)

ACP = antenna current protection: ACP = 0 (no overcurrent) and ACP = 1 (overcurrent)

AND = antenna detection:  $ANT = 0$  (current < threshold) and ANT = 1 (current > threshold)

LD = lock detect:  $LD = 0$  (out of lock) and  $LD = 1$  (lock)

#### **BYTE Reserved:**

Inactive at this time, all bits are 0

**Register configuration for the LO generation when the comparison frequency = 23.92MHz:** to generate 2078.893333MHz: PLLint = 01010110, PLLfrac2 = 00011110, PLLfrac1= 10010000, PLLfrac0 = 01101001 to generate 2067.777778MHz: PLLint = 01010110, PLLfrac2 = 00010111,

PLLfrac1 = 00100001, PLLfrac0 = 00000010 to generate 1871.004000 MHz:

PLLint = 01001110, PLLfrac2 = 00010011, PLLfrac1 = 10000001, PLLfrac0 = 11111000 to generate 1861.000000MHz:

PLLint = 01001101, PLLfrac2 = 00011100, PLLfrac1 = 11010000, PLLfrac0 = 11101000



### **Table 4. MAX2140 Read Programming Bits**

### **I2C Functional Description**

### **I2C Register Map:**

This is the standard I2C protocol. The first byte is either C6, C4, C2 (hex) dependent on the state of the I2CA\_ pins, for a write-to-device operation and either C7, C5, C3 (hex) for a read-from operation (again dependent on the state of pins  $1^2CA$ ).

### **Write Operation:**

The first byte is the device address plus the direction bit  $(R/W = 0)$ .

The second byte contains the internal address command of the first address to be accessed.

The third byte is written to the internal register directed by the command address byte.

The following bytes (if any) are written into successive internal registers.

The transfer lasts until stop conditions are encountered.

The MAX2140 acknowledges every byte transfer.

#### **Read Operation:**

When either address C3, C5, C7 is sent, the MAX2140 sends back first the reserved byte then the status byte.

See Table 5 and Table 6 for read/write register operations.

## **Layout Issues**

The MAX2140 EV kit can be used as a starting point for layout. For best performance, take into consideration power-supply issues, as well as the RF, LO, and IF layout.

### **Power-Supply Layout**

To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration, which has a large decoupling capacitor at a central  $V_{CC}$ node. The V<sub>CC</sub> traces branch out from this node, each going to a separate  $V_{CC}$  node in the MAX2140 circuit. At the end of each trace is a bypass capacitor with impedance to ground less than  $1\Omega$  at the frequency of interest. This arrangement provides local decoupling at each  $V_{CC}$ pin. Use at least one via per bypass capacitor for a lowinductance ground connection.

## **Matching Network Layout**

The layout of a matching network can be very sensitive to parasitic circuit elements. To minimize parasitic inductance, keep all traces short and place components as close to the IC as possible. To minimize parasitic capacitance, a cutout in the ground plane (and any other planes) below the matching network components can be used. On the high-impedance ports (e.g., IF inputs and outputs), keep traces short to minimize shunt capacitance.

# **Chip Information**

PROCESS: BiCMOS

# **Table 5. Example: Write Registers 1 to 3 with 0E, D8, 26**



# **Table 6. Example: Read from Status Registers (Sending an NACK Terminate Slave Transmit Mode**



# **Package Information**

For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



# **Revision History**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*