



MTTL II MC2100/2000 series

DUAL 4-INPUT EXPANDER FOR "AND-OR-INVERT" GATES

MC2106 • MC2156
MC2006 • MC2056



This device consists of two independent 4-input AND gates. The outputs of each gate are made available as ORing nodes. Using the MC2102 series and the MC2106 series with any one of the basic expandable gates, up to 10 AND gates can be ORed together.



Total Power Dissipation = 14 mW typ/Pkg.

Propagation Delay Times:

$\Delta t_{pd} = +1.0$ ns typ

When added to the expandable AND-OR-INVERT gates.

$\Delta t_{pd}/pF = +0.7$ ns/pF typ


Caused by additional capacitance at expansion points.

TYPE NO.	INPUT LOADING FACTOR	(I _F)	TEMPERATURE RANGE
MC2106 MC2156	1	-2.0 mA	-55°C to +125°C
MC2006 MC2056	1	-2.5 mA	0°C to +75°C

Full output loading factor of the expandable gate is maintained.

APPLICATION: EXPANDABLE 2-WIDE 4-INPUT, "AND-OR-INVERT" GATE WITH A DUAL 4-INPUT EXPANDER CONNECTED.


VCE, VOH TEST CIRCUIT



24

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one expander. The other expander is tested in a similar manner. Further, test procedures are shown for only one input of the expander being tested. To complete testing, sequence through remaining inputs.



TEST CONDITIONS

mA		Volts														
I_C	I_{OH}	V_k	V_{E1}	V_{E2}	V_{E3}	V_{E4}	V_{E5}	V_{E6}	V_{E7}	V_{E8}	V_{E9}	V_{E10}	V_{E11}	V_{E12}	V_{CC}	V_{CH}
6.0	1.0	4.5	1.00	0.90	0.8	2.0	0.9	5.5	*	-	-	-	-	-	-	-
6.0	1.0	4.5	0.85	0.75	0.6	1.7	1.1	5.5	*	**	3.0	5.0	-	-	-	-
6.0	1.0	4.5	0.65	0.55	0.3	1.4	0.9	5.5	*	-	-	-	-	-	-	-
6.0	1.0	4.5	0.90	0.80	0.8	1.9	1.0	5.5	*	-	-	-	-	-	-	-
6.0	1.0	4.5	0.85	0.75	0.6	1.8	1.1	5.5	*	**	5.0	7.0	-	-	-	-
6.0	1.0	4.5	0.75	0.65	0.8	1.7	1.0	5.5	*	-	-	-	-	-	-	-

Characteristic	Symbol	Pin Under Test	MC2106, MC2156 Test Limits						MC2006, MC2056 Test Limits						Unit	TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:	Gnd†	
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C					
Input			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Forward Current	I_F	1	-	-2.0	-	-2.0	-	-2.0	-	-2.5	-	-2.5	-	-2.5	-	-2.5	mA	4
Leakage Current	I_R	1	-	100	-	100	-	100	-	100	-	100	-	100	-	100	μ A	4
Inverse Beta Current	I_{L1}	1	-	100	-	100	-	100	-	100	-	100	-	100	-	100	μ A	4
Breakdown Voltage	$BV_{in}^{(1)}$	1	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	Vdc	4
	$BV_{in}^{(1)}$	1	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	-	Vdc	4
Output	V_{OH}	12	4.8	-	4.8	-	4.8	-	4.8	-	4.8	-	4.8	-	4.8	-	Vdc	4
	$V_{CE}^{(2)}$	12	-	0.65	-	0.65	-	0.65	-	0.65	-	0.65	-	0.65	-	0.65	Vdc	4
Leakage Current	I_{OLX}	12	-	250	-	250	-	250	-	250	-	250	-	250	-	250	μ A	4
Power Requirements (Total Dissipation)	I_{max}	4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	mA	4
Maximum Power Supply Current	I_{PDH}	4	-	3.0	-	3.0	-	3.6	-	3.6	-	3.6	-	3.6	-	3.6	mA	4
Power Supply Drain	I_{PDL}	4	-	4.25	-	4.25	-	5.25	-	5.25	-	5.25	-	5.25	-	5.25	mA	4

* Indicated pins tied to VCC thru 800 ohms - 1.0% resistor
 ** Indicated pins tied to VCC thru 800 ohms - 1.0% resistor
 † Ground inputs to gate not under test during ALL tests, unless otherwise noted
 ‡ The inputs of both gates must be ungrounded.
 (2) VCE is referenced to the emitter voltage (Pin 13). The other gate is referenced to (Pin 9).
 (3) Pin 8 ties to Pin 12. Pin 12 ties to Pin 11.

25

Pin-out and Package Information

Table 3-4 DSP56001A Identification by Signal Name (Continued)

Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.
WT	45	L13	nc	103	
X/Y	48	N13	nc	107	
XTAL	126	A6	nc	110	
nc	3		nc	116	
nc	4		nc	117	
nc	7		nc	122	
nc	17		nc	125	
nc	18		nc	132	
nc	21				

Power and ground pins have special considerations for noise immunity. See the section **Design Considerations**.

Table 3-5 DSP56001A Power Supply Pins

132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Power Supply	Circuit Supplied
63	L8	VCCN	Address Bus Buffers
64			
55	L6	GNDN	
56	L9		
73			
74			