

## CY7C0851V/CY7C0852V/CY7C0853V VARY CY7C0831V/CY7C0832V

## 3.3V 64K/128K/256K x 36 and 128K/256K x 18 Synchronous Dual-Port RAM

## Features (all)

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined
- · Organization of 2M, 4.5M, and 9M devices
  - -256K × 36 (CY7C0853V)
  - $-128K \times 36 (CY7C0852V)$
  - $-64K \times 36 (CY7C0851V)$
  - $-256K \times 18 (CY7C0832V)$
  - -128K × 18 (CY7C0831V)
- Pipelined output mode allows fast 150-MHz operation
- 0.18-micron CMOS for optimum speed and power
- High-speed clock to data access: 4.0 ns (max.)
- · 3.3V low operating power
  - Active = 300 mA (typical)
  - Standby = 10 mA (typical)
- · Interrupt flags for message passing
- · Global master reset
- Separate byte enables on both ports
- · Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 172-ball BGA (1 mm pitch) (15 mm × 15 mm)
- 120-pin TQFP (14 mm × 14 mm × 1.4 mm)
- 176-pin TQFP (24 mm × 24 mm × 1.4 mm)
- FLEx36<sup>™</sup> devices are pin footprint upgradeable from 2M to 4M to 9M

## Features (all except CY7C0853V)

- Counter wrap around control
  - Internal mask register controls counter wrap-around
  - Counter-interrupt flags to indicate wrap-around
  - Memory block retransmit operation
- · Counter readback on address lines
- Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion

### **Functional Description (all)**

The CY7C085XV/CY7C083XV are 2M, 4.5M, and 9M pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access for Reads from any location in memory. A particular port can write to a certain location while another port is reading that location. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

### Functional Description (all except CY7C0853V)

During a Read operation, data is registered for decreased cycle time. Clock to data valid  $t_{CD2} = 4.0$  ns at 150 MHz. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.


A HIGH on  $\overline{\text{CE0}}$  or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap. The counter and mask register operations are described in more detail in the following sections.

New features added to the CY7C08X1V/CY7C08X2V devices include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600 Document #: 38-06059 Rev. \*C Revised April 22, 2002





- CY7C0851V has 16 address bits instead of 17. CY7C0832V and CY7C0853V have 18 address bits instead of 17. CY7C083XV does not have B2 and B3 inputs. CY7C083XV does not have DQ18–DQ35 data bits. JTAG not implemented on CY7C083XV.
- 2. This feature is not available on the CY7C0853V.

## **Pin Configurations**

## 172-ball BGA Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	DQ32L	DQ30L	CNTINTL	VSSQ	DQ13L	VDDQ	DQ11L	DQ11R	VDDQ	DQ13R	VSSQ	CNTINTR	DQ30R	DQ32R
В —	A0L	DQ33L	DQ29L	DQ17L	DQ14L	DQ12L	DQ9L	DQ9R	DQ12R	DQ14R	DQ17R	DQ29R	DQ33R	A0R
	NC	A1L	DQ31L	DQ27L	INTL	DQ15L	DQ10L	DQ10R	DQ15R	INTR	DQ27R	DQ31R	A1R	NC
	A2L	A3L	DQ35L	DQ34L	DQ28L	DQ16L	VSSQ	VSSQ	DQ16R	DQ28R	DQ34R	DQ35R	A3R	A2R
- E	A4L	A5L	CE1L	BOL	VDDQ	VSSA			VDDA	VDDQ	BOR	CE1R	A5R	A4R
-	VDD	A6L	A7L	B1L	VDDA		]			B1R	A7R	A6R	VDD	
- G	ŌEL	B2L	B3L	CEOL			CY7C CY7C			CE0R	B3R	B2R	OER	
H H	VSS	R/WL	A8L	CLKL			0170	0032 v			CLKR	A8R	R/WR	VSS
	A9L	A10L	VSS	ADSL	VSSA					VDDA	ADSR	MRST	A10R	A9R
к 	A11L	A12L	A15L	CNTRSTL	VDDQ	VDDA			VSSA	VDDQ	CNTRSTR	A15R	A12R	A11R
	NT/MSKL	A13L	CNTENL	DQ26L	DQ25L	DQ19L	VSSQ	VSSQ	DQ19R	DQ25R	DQ26R	CNTENR	A13R	CNT/MSKR
	A16L <sup>[3]</sup>	A14L	DQ22L	DQ18L	TDI	DQ7L	DQ2L	DQ2R	DQ7R	TCK	DQ18R	DQ22R	A14R	A16R <sup>[3]</sup>
	DQ24L	DQ20L	DQ8L	DQ6L	DQ5L	DQ3L	DQ0L	DQ0R	DQ3R	DQ5R	DQ6R	DQ8R	DQ20R	DQ24R
N	DQ23L	DQ21L	TDO	VSSQ	DQ4L	VDDQ	DQ1L	DQ1R	VDDQ	DQ4R	VSSQ	TMS	DQ21R	DQ23R

#### Note:

3. For CY7C0851V, pins M1 and M14 are NC.


## PRELIMINARY

Pin Configurations (continued)

## 172-ball BGA Top View


	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α	DQ32L	DQ30L	NC	VSSQ	DQ13L	VDDQ	DQ11L	DQ11R	VDDQ	DQ13R	VSSQ	NC	DQ30R	DQ32R
_	A0L	DQ33L	DQ29L	DQ17L	DQ14L	DQ12L	DQ9L	DQ9R	DQ12R	DQ14R	DQ17R	DQ29R	DQ33R	A0R
В	A17L	A1L	DQ31L	DQ27L	INTL	DQ15L	DQ10L	DQ10R	DQ15R	INTR	DQ27R	DQ31R	A1R	A17R
С	71172	7112	DQOIL	DQZ/L		Daiol	Daiol	Datoit	Datoit		DQZIII	Daom	7111	71171
D	A2L	A3L	DQ35L	DQ34L	DQ28L	DQ16L	VSSQ	VSSQ	DQ16R	DQ28R	DQ34R	DQ35R	A3R	A2R
E	A4L	A5L	VDD	BOL	VDDQ	VSSA			VDDA	VDDQ	BOR	VDD	A5R	A4R
F	VDD	A6L	A7L	B1L	VDDA		J			B1R	A7R	A6R	VDD	
G	ŌEL	B2L	B3L	VSS			CY7C	0853\		VSS	B3R	B2R	ŌER	
н	VSS	R/WL	A8L	CLKL							CLKR	A8R	R/WR	VSS
J	A9L	A10L	VSS	VSS	VSSA					VDDA	VSS	MRST	A10R	A9R
K	A11L	A12L	A15L	VDD	VDDQ	VDDA			VSSA	VDDQ	VDD	A15R	A12R	A11R
L	VDD	A13L	VSS	DQ26L	DQ25L	DQ19L	VSSQ	VSSQ	DQ19R	DQ25R	DQ26R	VSS	A13R	VDD
М	A16L	A14L	DQ22L	DQ18L	TDI	DQ7L	DQ2L	DQ2R	DQ7R	TCK	DQ18R	DQ22R	A14R	A16R
N	DQ24L	DQ20L	DQ8L	DQ6L	DQ5L	DQ3L	DQ0L	DQ0R	DQ3R	DQ5R	DQ6R	DQ8R	DQ20R	DQ24R
Р	DQ23L	DQ21L	TDO	VSSQ	DQ4L	VDDQ	DQ1L	DQ1R	VDDQ	DQ4R	VSSQ	TMS	DQ21R	DQ23R

Pin Configurations (continued)



## Pin Configurations (continued)

## 120-pin Thin Quad Flat Pack (TQFP)<sup>[4]</sup> **Top View**



## **Selection Guide**

	CY7C0853V CY7C0851V CY7C0852V CY7C0853V <sup>[6]</sup> -150	CY7C0853V CY7C0851V CY7C0852V CY7C0853V -133	CY7C0853V CY7C0851V CY7C0852V CY7C0853V -100	Unit
f <sub>MAX</sub>	150	133	100	MHz
Max. Access Time (Clock to Data)	4.0	4.4	5	ns
Typical Operating Current I <sub>CC</sub>	300	270	200	mA
Typical Standby Current for I <sub>SB3</sub> (Both Ports CMOS Level) <sup>[5]</sup>	10	10	10	mA

#### Notes:

NC for CY7C0831V

Not applicable for CY7C0853V.
For CY7C0853V all 150 MHz values are advance information.



# CY7C0851V/CY7C0852V/CY7C0853V PRELIMINARY CY7C0831V/CY7C0832V

## **Pin Definitions**

Left Port	Right Port	Description					
A <sub>0L</sub> -A <sub>16L</sub> <sup>[1]</sup>	A <sub>0R</sub> -A <sub>16R</sub> <sup>[1]</sup>	Address Inputs.					
ADS <sub>L</sub>	ADS <sub>R</sub>	<b>Address Strobe Input</b> . Used as an address qualifier. This signal should be asserted LOW for the part using the externally supplied address on the address pins and for loading this address into the burst address counter.					
CE0 <sub>L</sub>	CE0 <sub>R</sub>	Active LOW Chip Enable Input.[2]					
CE1 <sub>L</sub>	CE1 <sub>R</sub>	Active HIGH Chip Enable Input.[2]					
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock Signal. Maximum clock input rate is f <sub>MAX</sub> .					
CNTENL	CNTEN <sub>R</sub>	Counter Enable Input. [2] Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. The increment is disabled if ADS or CNTRST are asserted LOW.					
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	<b>Counter Reset Input.</b> [2] Asserting this signal LOW resets to zero the unmasked portion of the burst address counter of its respective port. CNTRST is not disabled by asserting ADS or CNTEN.					
CNT/MSK <sub>L</sub>	CNT/MSK <sub>R</sub>	Address Counter Mask Register Enable Input. [2] Asserting this signal LOW enables access to the mask register. When tied HIGH, the mask register is not accessible and the address counter operations are enabled based on the status of the counter control signals.					
DQ <sub>0L</sub> -DQ <sub>35L</sub> <sup>[1]</sup>	DQ <sub>0R</sub> -DQ <sub>35R</sub> <sup>[1]</sup>	Data Bus Input/Output.					
ŌĒL	ŌĒ <sub>R</sub>	Output Enable Input. This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.					
INT <sub>L</sub>	ĪNT <sub>R</sub>	<b>Mailbox Interrupt Flag Output</b> . The mailbox permits communications between ports. The upper two memory locations can be used for message passing. INT <sub>L</sub> is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.					
CNTINTL	CNTINT <sub>R</sub>	<b>Counter Interrupt Output.</b> [2] This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s."					
R/W <sub>L</sub>	R/W <sub>R</sub>	<b>Read/Write Enable Input.</b> Assert this pin LOW to write to, or HIGH to Read from the dual port memory array.					
$\overline{B}_{0L}$ – $\overline{B}_{3L}$	$\overline{B}_{0R} - \overline{B}_{3R}$	Byte Select Inputs. Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.					
MRST		Master Reset Input. MRST is an asynchronous input signal and affects both ports.  Asserting MRST LOW performs all of the reset functions as described in the text. A MRST operation is required at power-up.					
TMS		JTAG Test Mode Select Input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.					
TDI		JTAG Test Data Input. Data on the TDI input will be shifted serially into selected registers.					
TCK		JTAG Test Clock Input.					
TDO		JTAG Test Data Output. TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.					
V <sub>SS</sub>		Ground Inputs.					
$V_{DD}$		Power Inputs.					

## CY7C0831V/CY7C0832V

### **Master Reset**

The CY7C0831V undergoes a complete reset by taking its MRST input LOW. The MRST input can switch asynchronously to the clocks. An MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the Mailbox Interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the CY7C0831V after power-up.

## **Mailbox Interrupts**

The upper two memory locations may be used for message passing and permit communications between ports. Table 2 shows the interrupt operation for both ports. The highest memory location, 1FFFF is the mailbox for the right port and 1FFFE is the mailbox for the left port. Table 2 shows that in

order to set the INT<sub>R</sub> flag, a Write operation by the left port to address 1FFFF will assert INT<sub>R</sub> LOW. At least one byte has to be active for a Write to generate an interrupt. A valid Read of the 1FFFF location by the right port will reset INTR HIGH. At least one byte has to be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW. The INT is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port).

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

Table 1. Address Counter and Counter-Mask Register Control Operation (Any Port)[2, 7, 8]

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
Х	L	Х	Χ	Х	Х	Master Reset	Reset address counter to all 0s and mask register to all 1s.
	Н	Н	L	Х	Х	Counter Reset	Reset counter unmasked portion to all 0s.
	Н	Н	Н	L	L	Counter Load	Load counter with external address value presented on address lines.
	Н	Н	Н	L	Н	Counter Readback	Read out counter internal value on address lines.
	Н	Н	Н	Н	L	Counter Increment	Internally increment address counter value.
	Н	Н	Н	Н	Н	Counter Hold	Constantly hold the address value for multiple clock cycles.
	Н	L	L	Х	Х	Mask Reset	Reset mask register to all 1s.
	Н	L	Н	L	L	Mask Load	Load mask register with value presented on the address lines.
	Н	L	Н	L	Н	Mask Readback	Read out mask register value on address lines.
	Н	L	Н	Η	Х	Reserved	Operation undefined

Table 2. Interrupt Operation Example [1, 9, 10, 11]

		Left Port				Right Port						
Function	R/W <sub>L</sub>	CEL	A <sub>0L-16L</sub>	INT	R/W <sub>R</sub>	CER	A <sub>0R-16R</sub>	INT <sub>R</sub>				
Set Right INT <sub>R</sub> Flag	L	L	1FFFF	Х	Х	Χ	Х	L				
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Н	L	1FFFF	Н				
Set Left INT <sub>L</sub> Flag	Х	Х	X	L	L	L	1FFFE	Х				
Reset Left INT <sub>L</sub> Flag	Н	L	1FFFE	Н	Х	Х	X	Х				

- "X" = "Don't Care," "H" = HIGH, "L" = LOW.
- Counter operation and mask register operation is independent of chip enables. CE is internal signal. CE = LOW if  $CE_0 = LOW$  and  $CE_1 = HIGH$ . For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge. OE is "Don't Care" for mailbox operation.

  At least one of B0, B1, B2, or B3 must be LOW.

## CY7C0851V/CY7C0852V/CY7C0853V CY7C0831V/CY7C0832V

## **PRELIMINARY**

## Address Counter and Mask Register Operations [2, 12]

Each port of the CY7C085XV/CY7C083XV has a programmable burst address counter. The burst counter contains three 17-bit registers: a counter register, a mask register, and a mirror register.

The counter register contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.

The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead of one.

The mirror register is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Table 1 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 1 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CEO and CE1).

### **Counter Load Operation**

The address counter and mirror registers are both loaded with the address value presented at the address lines. This value ranges from 0 to 1FFFF.

#### **Mask Load Operation**

The mask register is loaded with the address value presented at the address lines. This value ranges from 0 to 1FFFF, although not all values permit correct increment operations. Permitted values are of the form  $2^n - 1$  or  $2^n - 2$ . From the most significant bit to the least significant bit, permitted values have zero or more "0s," one or more "1s," or one "0." Thus 1FFFF, 003FE, and 00001 are permitted values, but 1F0FF, 003FC, and 00000 are not.

## **Counter Readback Operation**

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be valid t<sub>CA2</sub> after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

#### Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid  $t_{\text{CM2}}$  after the next rising edge of the port's clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

#### **Mask Reset Operation**

The mask register is reset to all "1s," which unmasks every bit of the counter. Master reset (MRST) also resets the mask register to all "1s."

## **Counter Reset Operation**

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

### **Increment Operation**

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are "1," the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag (CNTINT) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting CNTINT to CNTRST. [13] An increment that results in one or more of the unmasked bits of the counter being "0" will de-assert the counter interrupt flag. The example in Figure 2 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is 1FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value.

#### **Hold Operation**

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

- This section describes the CY7C0852V and CY7C0831V, which have 17 address bits and a maximum address value of 1FFFF. The CY7C0832V has 18 address bits, register lengths of 18 bits, and a maximum address value of 3FFFF. The CY7C0851V has 16 address bits, register lengths of 16 bits, and a maximum
- address value of FFFF.

  13. CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.



# CY7C0851V/CY7C0852V/CY7C0853V PRELIMINARY CY7C0831V/CY7C0832V

#### **Counter Interrupt**

The counter interrupt (CNTINT) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

#### Retransmit


Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When

the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register." If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register." Thus, the repeated access of the same data is allowed without the need for any external logic.

#### **Counting by Two**

When the least significant bit of the mask register is "0," the counter increments by two. This may be used to connect the CY7C0851V/CY7C0852V as a 72-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 72-bit data in even memory locations, and the other half in odd memory locations.





Document #: 38-06059 Rev. \*C






Figure 2. Programmable Counter-Mask Register Operation<sup>[1, 14]</sup>

## IEEE 1149.1 Serial Boundary Scan (JTAG) [15]

The CY7C0851V/CY7C0852V/CY7C0853V incorporates an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC standard 3.3V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

## **Disabling the JTAG Feature**

It is possible to operate the CY7C0851V/CY7C0852V/ CY7C0853V without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected.

### Test Access Port-Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### **Test Mode Select (TMS)**

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the MSB on any register.

### **Test Data Out (TDO)**

The TDO output pin is used to serially clock data out from the registers. The output is active depending upon the current state of the TAP state machine (see TAP Controller State Diagram [FSM]). The output changes on the falling edge of TCK. TDO is connected to the LSB of any register.

### **Performing a TAP Reset**

A reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This reset does not affect the operation of the CY7C0851V/CY7C0852V/CY7C0853V, and performed while the device is operating. An MRST must be performed on the CY7C0851V/CY7C0852V/CY7C0853V after power-up.

#### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some to report an erroneous failure for CY7C0851/CY7C0852/CY7C0853 in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

- The "X" in this diagram represents the counter upper bits. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.



## CY7C0851V/CY7C0852V/CY7C0853V PRELIMINARY

## CY7C0831V/CY7C0832V

#### **TAP Registers**

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the CY7C0851V/CY7C0852V/CY7C0853V test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register (IR)

Four-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in Figure 4, the JTAG/BIST Controller Block Diagram. On power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the CaptureIR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

### Bypass Register (BYR)

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain devices. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the CY7C0851V/CY7C0852V/CY7C0853V with minimal delay. The bypass register is set to "0" on the rising edge of TCK following entry into the Capture-DR state, if the current instruction causes the bypass register to be in the serial path between TDI and TDO.

#### Boundary Scan Register (BSR)

The boundary scan register is connected to all the input and output pins on the CY7C0851V/CY7C0852V/CY7C0853V, except the MRST pin. The boundary scan register is loaded with the contents of the CY7C0851V/CY7C0852V/ CY7C0853V input and output ring when the TAP controller is in the Capture-DR state. It is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST and SAMPLE/PRELOAD instructions can be used to capture the contents of the input and output ring.

#### Identification Register (IDR)

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is in the instruction register. The IDCODE is hardwired into the CY7C0851V/CY7C0852V/CY7C0853V and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

Sixteen different instructions are possible with the four-bit instruction register. All combinations are listed in Table 5. Other code combinations are listed as RESERVED and should not be used.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST allows circuitry external to the CY7C0851V/ CY7C0852V/CY7C0853V package to be tested. Boundaryscan register cells at output pins are used to apply test stimuli, while those at input pins capture test results.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register on power-up or whenever the TAP controller is given a test logic reset state. The IDCODE value for the CY7C0851V is 0C001069h. The IDCODE value for the CY7C0852V is 0C002069h. The IDCODE value for the CY7C0853V is 0C002069h.

#### High-Z

The High-Z instruction causes the bypass register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all CY7C0851V/ CY7C0852V/CY7C0853V outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions loaded into the instruction register and the TAP controller in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the CY7C0851V/CY7C0852V/CY7C0853V clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the CY7C0851V/CY7C0852V/ CY7C0853V signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times. Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins. If the TAP controller goes into the Update-DR state, the sampled data will be updated.

### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected on a board.

#### CLAMP

The optional CLAMP instruction allows the state of the signals driven from CY7C0851V/CY7C0852V/CY7C0853V pins to be determined from the boundary-scan register while the BYPASS register is selected as the serial path between TDI and TDO. CLAMP controls boundary cells to 1 or 0.

#### **NBSRST**

This is the Non-Boundary Scan Reset instruction. NBSRST places the Bypass Register (BYR) between TDI and TDO when selected. Its function is to reset every logic (similar to MRST) except that it does not reset the JTAG logic.

### **Boundary Scan Cells (BSC)**

Every CY7C0851V/CY7C0852V/CY7C0853V output has two boundary scan cells; one for data, and one for three-state

control. JTAG TAP pins (TDI, TMS, TDO, TCK), MRST, and all power and ground pins have no scan cell. Other CY7C0851V/CY7C0852V/CY7C0853V inputs have only the data scan cell.

## Active and Standby Supply Current<sup>[17]</sup>

When the instruction in the JTAG instruction register selects the Boundary Scan Register (BSR) and the TAP controller is in any state except TEST-LOGIC-RESET or RUN-TEST/IDLE, then the device supply current (ICC or ISB1/2/3/4) will increase. With the JTAG logic in this state, and both ports inactive with CMOS input levels, it is possible for the supply current to exceed the ISB3 value given in the Electrical Characteristics section of this datasheet.




Figure 3. TAP Controller State Diagram (FSM)<sup>[16]</sup>

#### Notes:

16. The "0"/"1" next to each state represents the value at TMS at the rising edge of CLK.

17. I<sub>SB3</sub> values only if JTAG pins are not active and mpdaster reset (MRST) not enabled.




Figure 4. JTAG TAP Controller Block Diagram

**Table 3. Identification Register Definitions** 

Instruction Field	Value	Description
Revision Number (31:28)	0h	Reserved for version number.
Cypress Device ID <sup>[18]</sup> (27:12)	C002h	Defines Cypress part number for CY7C0852V.
Cypress JEDEC ID (11:1)	034h	Allows unique identification of CY7C0851V/CY7C0852V/CY7C0853V vendor.
ID Register Presence (0)	1	Indicates the presence of an ID register.

Table 4. Scan Registers Sizes

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n

<sup>18.</sup> Cypress Device ID is C001h for Cypress part CY7C0851V.



## PRELIMINARY

CY7C0851V/CY7C0852V/CY7C0853V

NARY CY7C0831V/CY7C0832V

## **Table 5. Instruction Identification Codes**

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all CY7C0851V/CY7C0852V/ CY7C0853V output drivers to a High-Z state.
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO.
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above.



## **PRELIMINARY**

## CY7C0851V/CY7C0852V/CY7C0853V CY7C0831V/CY7C0832V

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ...... -65°C to + 150°C Ambient Temperature with Power Applied......55°C to + 125°C Supply Voltage to Ground Potential ..... -0.5V to + 4.6V DC Voltage Applied to

DC Input Voltage	$-0.5V$ to $V_{DD} + 0.5V^{[19]}$
Output Current into Outputs (LOW).	20 mA
Static Discharge Voltage	> 2000V
(JEDEC JESD22-A114-2000B)	
Latch-up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	$V_{DD}$
Commercial	0°C to +70°C	3.3V ± 165 mV
Industrial	-40°C to +85°C	3.3V ± 165 mV

## **Electrical Characteristics** Over the Operating Range

Outputs in High-Z State .....-0.5V to V<sub>DD</sub> + 0.5V

				CY7	7C0851 CY	V/CY7 7C083	7C085	2V/CY7 7C083	7C0853	3V <sup>[6]</sup>		
			-150			-133			-100			1
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage ( $V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$ )		2.4			2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (V <sub>DD</sub> = Min., I <sub>OL</sub> = +4.0 mA)				0.4			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage					2.0			2.0			V
$V_{IL}$	Input LOW Voltage				0.8			0.8			0.8	V
I <sub>OZ</sub>	Output Leakage Current				10	-10		10	-10		10	μΑ
I <sub>IX1</sub>	Input Leakage Current Except TDI, TMS, MRST				10	-10		10	-10		10	μΑ
I <sub>IX2</sub>	Input Leakage Current TDI, TMS, MRS	ST	-0.1		1.0	-0.1		1.0	-0.1		1.0	mA
I <sub>CC</sub>	Operating Current (V <sub>DD</sub> = Max.,	Com'l.		300	450		270	400		200	310	mA
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Indust.										mA
I <sub>SB1</sub> <sup>[5]</sup>	Standby Current (Both Ports TTL	Com'l.		40	120		35	115		25	110	mA
	Level) $CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}$	Indust.										mA
I <sub>SB2</sub> <sup>[5]</sup>	Standby Current (One Port TTL Level)	Com'l.		230	280		220	250		145	190	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Indust.										mA
I <sub>SB3</sub> <sup>[17,5]</sup>	Standby Current (Both Ports CMOS	Com'l.		10	75		10	75		10	75	mA
	Level) $CE_L$ and $CE_R \ge V_{DD} - 0.2V$ , $f = 0$	Indust.			•							mA
I <sub>SB4</sub> <sup>[5]</sup>	Standby Current (One Port CMOS	Com'l.		200	255		180	230		130	175	mA
	Level) $CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}$	Indust.										mA

Shaded areas contain advance information.


## Capacitance

Parameter	Description	Test Conditions	Max. (all)	Max. (CY7C0853)	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	13	22	pF
C <sub>OUT</sub>	Output Capacitance	$V_{DD} = 3.3V$	10	20	pF

## Notes:


Pulse width < 20 ns.</li>
 (Internal I/O pad Capacitance = 10 pF) + AC Test Load.
 External AC Test Load Capacitance = 10 pF.
 Except JTAG signals (t<sub>r</sub> and t<sub>f</sub> < 10 ns [max.]).</li>

## **AC Test Load and Waveforms**



(a) Normal Load (Load 1)

(b) Three-state Delay (Load 2)



## Switching Characteristics Over the Operating Range

		CY7C0851V/CY7C0852V/CY7C0853V <sup>[6]</sup> CY7C0831V/CY7C0832V						
		-1	-150		-133		-100	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
f <sub>MAX2</sub>	Maximum Operating Frequency		150		133		100	MHz
t <sub>CYC2</sub>	Clock Cycle Time	6.7		7.5		10		ns
t <sub>CH2</sub>	Clock HIGH Time	2.7		3.0		4.0		ns
t <sub>CL2</sub>	Clock LOW Time	2.7		3.0		4.0		ns
t <sub>R</sub>	Clock Rise Time		2.0		2.0		3.0	ns
t <sub>F</sub>	Clock Fall Time		2.0		2.0		3.0	ns
t <sub>SA</sub>	Address Set-Up Time	2.3		2.5		3.0		ns
t <sub>HA</sub>	Address Hold Time	0.6		0.6		0.5		ns
t <sub>SB</sub>	Byte Select Set-Up Time	2.3		2.5		3.0		ns
t <sub>HB</sub>	Byte Select Hold Time	0.6		0.6		0.5		ns
t <sub>SC</sub>	Chip Enable Set-Up Time	2.3		2.5		3.0		ns
t <sub>HC</sub>	Chip Enable Hold Time	0.6		0.6		0.5		ns
t <sub>SW</sub>	R/W Set-Up Time	2.3		2.5		3.0		ns
t <sub>HW</sub>	R/W Hold Time	0.6		0.6		0.5		ns
t <sub>SD</sub>	Input Data Set-Up Time	2.3		2.5		3.0		ns
t <sub>HD</sub>	Input Data Hold Time	0.6		0.6		0.5		ns
t <sub>SAD</sub>	ADS Set-Up Time	2.3		2.5		3.0		ns
t <sub>HAD</sub>	ADS Hold Time	0.6		0.6		0.5		ns
t <sub>SCN</sub>	CNTEN Set-Up Time	2.3		2.5		3.0		ns
t <sub>HCN</sub>	CNTEN Hold Time	0.6		0.6		0.5		ns
t <sub>SRST</sub>	CNTRST Set-Up Time	2.3		2.5		3.0		ns
t <sub>HRST</sub>	CNTRST Hold Time	0.6		0.6		0.5		ns
t <sub>SCM</sub>	CNT/MSK Set-Up Time	2.3		2.5		3.0		ns
t <sub>HCM</sub>	CNT/MSK Hold Time	0.6		0.6		0.5		ns

## Switching Characteristics Over the Operating Range (continued)


		CY7C0851V/CY7C0852V/CY7C0853V <sup>[6]</sup> CY7C0831V/CY7C0832V							
		-1	50	-133		-100			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
t <sub>OE</sub>	Output Enable to Data Valid		4.0		4.4		5.0	ns	
t <sub>OLZ</sub> <sup>[23, 24]</sup>	OE to Low Z	0		0		0		ns	
t <sub>OHZ</sub> [23, 24]	OE to High Z	0	4.0	0	4.4	0	5.0	ns	
t <sub>CD2</sub>	Clock to Data Valid		4.0		4.4		5.0	ns	
t <sub>CA2</sub>	Clock to Counter Address Valid		4.0		4.4		5.0	ns	
t <sub>CM2</sub>	Clock to Mask Register Readback Valid		4.0		4.4		5.0	ns	
t <sub>DC</sub>	Data Output Hold After Clock HIGH	1.0		1.0		1.0		ns	
t <sub>CKHZ</sub> [23, 24]	Clock HIGH to Output High Z	0	4.0	0	4.4	0	5.0	ns	
t <sub>CKLZ</sub> <sup>[23, 24]</sup>	Clock HIGH to Output Low Z	1.0	4.0	1.0	4.4	1.0	5.0	ns	
t <sub>SINT</sub>	Clock to INT Set Time	0.5	6.7	0.5	7.5	0.5	10	ns	
t <sub>RINT</sub>	Clock to INT Reset Time	0.5	6.7	0.5	7.5	0.5	10	ns	
t <sub>SCINT</sub>	Clock to CNTINT Set Time	0.5	5.0	0.5	5.7	0.5	7.5	ns	
t <sub>RCINT</sub>	Clock to CNTINT Reset time	0.5	5.0	0.5	5.7	0.5	7.5	ns	
Port to Por	t Delays	-							
t <sub>CCS</sub>	Clock to Clock Skew	5.2		6.0		8.0		ns	
Master Reset Timing									
t <sub>RS</sub>	Master Reset Pulse Width	7.0		7.5		10		ns	
t <sub>RSS</sub>	Master Reset Set-Up Time	6.0		6.0		8.5		ns	
t <sub>RSR</sub>	Master Reset Recovery Time	6.0		7.5		10		ns	
t <sub>RSF</sub>	Master Reset to Outputs Inactive		6.0		6.5		8.0	ns	
t <sub>RSCNTINT</sub>	Master Reset to Counter Interrupt Flag Reset Time		5.8		7.0		8.0	ns	

## **JTAG Timing and Switching Waveforms**

		CY7C	0852V		
		-150/1	-150/133/100		
Parameter	Description	Min.	Max.	Unit	
f <sub>JTAG</sub>	Maximum JTAG TAP Controller Frequency		10	MHz	
t <sub>TCYC</sub>	TCK Clock Cycle Time	100		ns	
t <sub>TH</sub>	TCK Clock HIGH Time	40		ns	
t <sub>TL</sub>	TCK Clock LOW Time	40		ns	
t <sub>TMSS</sub>	TMS Set-Up to TCK Clock Rise	10		ns	
t <sub>TMSH</sub>	TMS Hold After TCK Clock Rise	10		ns	
t <sub>TDIS</sub>	TDI Set-Up to TCK Clock Rise	10		ns	
t <sub>TDIH</sub>	TDI Hold after TCK Clock Rise	10		ns	
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		30	ns	
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns	


## Notes:

23. This parameter is guaranteed by design, but it is not production tested. 24. Test conditions used are Load 2.




## **Switching Waveforms**





 $\textbf{Read Cycle}^{[25,\ 26,\ 27,\ 28,\ 9]}$ 




- OE is asynchronously controlled: all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.

  ADS = CNTEN = LOW, and MRST = CNTRST = CNT/MSK = HIGH.


  The output is disabled (high-impedance state) by CE = V<sub>IH</sub> following the next rising edge of the clock.

  Addresses do not have to be accessed sequentially since ADS = CNTEN = V<sub>IL</sub> with CNT/MSK = V<sub>IH</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

## Bank Select Read<sup>[29, 30]</sup>



## Read-to-Write-to-Read ( $\overline{OE} = LOW$ )<sup>[28, 31, 32, 33, 34]</sup>



- In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress CY7C085XV device from this data sheet.  $\underline{ADDRESS}_{(B1)} = \underline{ADDRESS}_{(B2)}$ .

- ADD = CNTEN = BO B3 = OE = LOW; MRST = CNTRST = CNT/MSK = HIGH.

  Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.


  During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.

  CE<sub>0</sub> = OF = B0 B3 = LOW; CE<sub>1</sub> = RW = CNTRST = MRST = HIGH.


  CE<sub>0</sub> = B0 B3 = RW = LOW; CE<sub>1</sub> = CNTRST = MRST = CNT/MSK = HIGH. When R/W first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.




## $\textbf{Read-to-Write-to-Read} \; (\overline{\textbf{OE}} \; \textbf{Controlled})^{[28,\; 31,\; 33,\; 34]}$



## Read with Address Counter Advance [2, 33]




Write with Address Counter Advance [2, 34]





Counter Reset [2, 35, 36]




## Notes:

35.  $\overline{CE}_0 = \overline{B0} - \overline{B3} = LOW$ ;  $CE_1 = \overline{MRST} = CNT/\overline{MSK} = HIGH$ .

36. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.




Readback State of Address Counter or Mask Register  $[2,\,37,\,38,\,39,\,40]$ 



- 37.  $\overline{CE}_0 = \overline{OE} = \overline{B0} \overline{B3} = LOW$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = HIGH$ .
- 38. Address in output mode. Host must not be driving address bus after t<sub>CKLZ</sub> in next clock cycle.
- 39. Address in input mode. Host can drive address bus after t<sub>CKHZ</sub>.
- 40. An \* is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.




## Left\_Port (L\_Port) Write to Right\_Port (R\_Port) Read<sup>[41, 42, 43]</sup>



- 41.  $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \overline{B0} \overline{B3} = LOW$ ;  $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = HIGH$ .
- 42. This timing is valid when one port is writing, and other port is reading the same location at the same time. If t<sub>CCS</sub> is violated, indeterminate data will be Read out. 43. If t<sub>CCS</sub> < minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) only (2 \* t<sub>CYC2</sub> + t<sub>CD2</sub>) after the rising edge of R\_Port's clock. If t<sub>CCS</sub> ≥ minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) (t<sub>CYC2</sub> + t<sub>CD2</sub>) after the rising edge of R\_Port's clock.

## Counter Interrupt and Retransmit $[2,\,44,\,45,\,46,\,47,\,48]$



- 44.  $\overline{CE_0} = \overline{OE} = \overline{B0} \overline{B3} = LOW$ ;  $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = HIGH$ .

  45.  $\overline{CNTINT}$  is always driven.

  46.  $\overline{CNTINT}$  goes LOW when the unmasked portion of the address counter is incremented to the maximum value.

  47. The mask register assumed to have the value of 1FFFFh.

  48. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.



## MailBox Interrupt Timing<sup>[49, 50, 51, 52, 53]</sup>




Table 6. Read/Write and Enable Operation (Any Port)[1, 7, 54, 55, 56]

		Inputs			Outputs		
OE	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	DQ <sub>0</sub> – DQ <sub>35</sub>	Operation	
Х		Н	Х	Х	High-Z	Deselected	
Х		Х	L	Х	High-Z	Deselected	
Х		L	Н	L	D <sub>IN</sub>	Write	
L		L	Н	Н	D <sub>OUT</sub>	Read	
Н	Х	L	Н	Х	High-Z	Outputs Disabled	

- 49.  $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = LOW$ ;  $CE_1 = \overline{CNTRST} = \overline{MRST} = CNT/\overline{MSK} = HIGH$ .

- CE<sub>0</sub> = OE = ADS = CNTEN = LOW, CE<sub>1</sub> = CNTRST = MRST = CNTMSR = HIGH.

  Address "1FFFF" is the mailbox location for R\_Port.

  L\_Port is configured for Write operation, and R\_Port is configured for Read operation.

  At least one byte enable (B0 B3) is required to be active during interrupt operations.

  Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.

  OE is an asynchronous input signal.

  When CE changes state, deselection and Read happen after one cycle of latency.

  CE<sub>0</sub> = OE = LOW; CE<sub>1</sub> = R/W = HIGH.

## **Ordering Information**

## 256K × 36 (9M) 3.3V Synchronous CY7C0853V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
150	CY7C0853V-150BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
133	CY7C0853V-133BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
100	CY7C0853V-100BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0853V-100BBI	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Industrial

## 256K × 18 (4M) 3.3V Synchronous CY7C0832V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
150	CY7C0832V-150AC	A120	120-pin Flat Pack 14 mm x 14 mm (TQFP)	Commercial
133	CY7C0832V-133AC	A120	120-pin Flat Pack 14 mm x 14 mm (TQFP)	Commercial
100	CY7C0832V-100AC	A120	120-pin Flat Pack 14 mm x 14 mm (TQFP)	Commercial
	CY7C0832V-100AI	A120	120-pin Flat Pack 14 mm x 14 mm (TQFP)	Industrial

## 128K × 36 (4M) 3.3V Synchronous CY7C0852V Dual-Port SRAM

150	CY7C0852V-150BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0852V-150AC	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Commercial
133	CY7C0852V-133BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0852V-133BBI	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Industrial
	CY7C0852V-133AC	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Commercial
100	CY7C0852V-100BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0852V-100AC	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Commercial
	CY7C0852V-100BBI	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Industrial
	CY7C0852V-100AI	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Industrial

## 128K × 18 (2M) 3.3V Synchronous CY7C0831V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
150	CY7C0831V-150AC	A120	120-pin Flat Pack 14 mm × 14 mm (TQFP)	Commercial
133	CY7C0831V-133AC	A120	120-pin Flat Pack 14 mm x 14 mm (TQFP)	Commercial
100	CY7C0831V-100AC	A120	120-pin Flat Pack 14 mm x 14 mm (TQFP)	Commercial

## 64K × 36 (2M) 3.3V Synchronous CY7C0851V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
150	CY7C0851V-150BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0851V-150AC	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Commercial
133	CY7C0851V-133BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0851V-133AC	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Commercial
	CY7C0851V-133BBI	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Industrial
100	CY7C0851V-100BBC	BB172	172-ball Grid Array 15 mm × 15 mm with 1.0 mm pitch (BGA)	Commercial
	CY7C0851V-100AC	A176	176-pin Flat Pack 24 mm × 24 mm (TQFP)	Commercial


Shaded areas contain advance information.



## **Package Diagrams**


#### 120-pin thin Quad Flatpack (14 × 14 × 1.4 mm) A120 DIMENSIONS IN MILLIMETERS 14.00 SQ 120 Taban barbatan batan dibatbat MIN. 0.18±0.05 0.08/0.20 R. STAND-OFF 0.05 MIN. 0.15 MAX. 0.40 TYP. 0.08 MIN 0.25 0.20 MAX. GAUGE PLANE 0.20 MIN. 0.60±0.15 1.00 REF. DETAIL "A" 12\*±1\* (8X) SEATING PLANE 1.60 MAX. 51-85100 0.08 1.40±0.05 0.20 MAX. SEE DETAIL "A"

## 176-lead Thin Quad Flat Pack (24 x 24 x 1.4 mm) A176





## Package Diagrams (continued)



FLEx36 is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



## CY7C0851V/CY7C0852V/CY7C0853V **PRELIMINARY** CY7C0831V/CY7C0832V

Document Title: CY7C0851V/CY7C0852V/CY7C0853V/CY7C0831V/CY7C0832V 3.3V 64K/128K/256K x 36 and 128K/256K x 18 Synchronous Dual-Port RAM Document Number: 38-06059

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	111473	11/27/01	DSG	Change from Spec number: 38-01056 to 38-06059
*A	111942	12/21/01	JFU	Updated capacitance values Updated switching parameters and I <sub>SB3</sub> Updated "Read-to-Write-to-Read (OE Controlled)" waveform Revised static discharge voltage Revised footnote regarding I <sub>SB3</sub>
*B	113741	04/02/02	KRE	Updated I <sub>sb</sub> values Updated ESD voltage Corrected 0853 pins L3 and L12
*C	114704	04/24/02	KRE	Added discussion of Pause/Restart for JTAG boundary scan