### SN74ALVCH162373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES583A-JULY 2004-REVISED OCTOBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

### **DESCRIPTION/ORDERING INFORMATION**

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V  $V_{\rm CC}$  operation.

The SN74ALVCH162373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

	(	*,	'
1 <u>0E</u>	$\int_{1}^{1}$	J 48	] ] 1LE
1Q1	2	47	1 1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
Vcc	7	42	Vcc
1Q5	8	41	] 1D5
1Q6	9	40	] 1D6
GND	10	39	GND
1Q7	11	38	] 1D7
1Q8	12	37	] 1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
$V_{CC}$	18	31	V <sub>CC</sub>
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	] GND
2Q7	22	27	2D7
2Q8	23	26	2D8

2<del>0E</del> **1**24

25 **∏** 2LE

DGG OR DL PACKAGE

(TOP VIEW)

The outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH162373DL	ALVCH162373	
40°C to 95°C	330F - DL	Tape and reel	SN74ALVCH162373LR		
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162373GR	ALVCH162373	
	VFBGA - GQL	Tape and reel	SN74ALVCH162373KR	VH2373	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCES583A-JULY 2004-REVISED OCTOBER 2004



### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### (TOP VIEW) 2 3 4 5 6 000000 Α В 000000 000000 С 000000 D Ε $\bigcirc$ $\bigcirc$ F $\circ$ $\circ$ 000000 G 000000 Н 000000 J 000000 Κ

**GQL PACKAGE** 

### TERMINAL ASSIGNMENTS(1)


	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND GND		2D8	2D7
K	2 <del>OE</del>	NC	NC	NC	NC	2LE


(1) NC - No internal connection

# **FUNCTION TABLE** (each 8-bit section)

	INPUTS	OUTPUT	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	$Q_0$
Н	X	Χ	Z

### **LOGIC DIAGRAM (POSITIVE LOGIC)**





Pin numbers shown are for the DGG and DL packages.



SCES583A-JULY 2004-REVISED OCTOBER 2004

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
$V_{I}$	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or GI	ND		±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance (4)	DL package		63	°C/W
		GQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	V <sub>CC</sub>	
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	V <sub>CC</sub>	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	$V_{CC}$	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0	$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0	0.8	
Vo	Output voltage		0	$V_{CC}$	V
		V <sub>CC</sub> = 1.65 V		-2	
	High lovel output ourrant	V <sub>CC</sub> = 2.3 V		-6	
I <sub>OH</sub>	High-level output current	evel output current $V_{CC} = 2.7 \text{ V}$		-8	mA
		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 1.65 V		2	
	Low level output ourrent	V <sub>CC</sub> = 2.3 V		6	m۸
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA
		V <sub>CC</sub> = 3 V		12	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74ALVCH162373 **16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS**

SCES583A-JULY 2004-REVISED OCTOBER 2004



### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -2 mA	1.65 V	1.2		
		I <sub>OH</sub> = -4 mA	2.3 V	1.9		
$V_{OH}$			2.3 V	1.7		V
		I <sub>OH</sub> = -6 mA	3 V	2.4		
		I <sub>OH</sub> = -8 mA	2.7 V	2		
		I <sub>OH</sub> = -12 mA	3 V	2		
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	
		$I_{OL} = 2 \text{ mA}$	1.65 V		0.45	
		I <sub>OL</sub> = 4 mA	2.3 V		0.4	
$V_{OL}$		L C A	2.3 V		0.55	V
		$I_{OL} = 6 \text{ mA}$	3 V		0.55	
		I <sub>OL</sub> = 8 mA	2.7 V		0.6	
		I <sub>OL</sub> = 12 mA	3 V		8.0	
I <sub>I</sub>		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
		V <sub>I</sub> = 0.58 V	1.65 V	25		
		V <sub>I</sub> = 1.07 V	1.65 V	-25		
		V <sub>I</sub> = 0.7 V	2.3 V	45		
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ
		V <sub>I</sub> = 0.8 V	3 V	75		
		V <sub>I</sub> = 2 V	3 V	-75		
		$V_1 = 0$ to 3.6 $V^{(2)}$	3.6 V		±500	
I <sub>OZ</sub>		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
$\Delta I_{CC}$		One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μΑ
	Control inputs	V V or CND	221/		3	~F
C <sub>i</sub>	Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V		6	pF
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V		7	pF

### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$V_{CC} = 1.8 \text{ V} $ $V_{CC} = 2.5 \text{ V} $ $\pm 0.15 \text{ V} $ $\pm 0.2 \text{ V} $		V <sub>CC</sub> = 2.7 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	
t <sub>w</sub>	Pulse duration, LE high or low	3.3	3.3	3.3	3.3	ns
t <sub>su</sub>	Setup time, data before LE↓	1.1	1.1	1.1	1.1	ns
t <sub>h</sub>	Hold time, data after LE↓	1.1	1.1	1.1	1.1	ns

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.





SCES583A-JULY 2004-REVISED OCTOBER 2004

### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1	1.8 V 5 V	V <sub>CC</sub> = 1 ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	D	0	1	6.3	1	5.3	1	4.5	1.1	4	5
T <sub>pd</sub>	LE	Q	1	6.6	1	5.6	1	5	1	4.2	ns
t <sub>en</sub>	ŌĒ	Q	1	7.2	1	6.5	1.5	6	1	5	ns
t <sub>dis</sub>	ŌĒ	Q	1	6.5	1	5.6	1.5	5.5	1.4	4.5	ns
t <sub>sk(o)</sub>				1		0.5		0.5		0.5	ns


### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
_	Power dissipation capacitance	Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	20	22	26	PΓ
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	6	6.5	8	рг




### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V	INPUT		•	ь	V		
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\!\scriptscriptstyle \Delta}$
1.8 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ALVCH162373DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373	Samples
SN74ALVCH162373GR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373	Samples
SN74ALVCH162373LR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162373	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH162373GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVCH162373LR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 9-Aug-2022




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALVCH162373GR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
SN74ALVCH162373LR	SSOP	DL	48	1000	367.0	367.0	55.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### **TUBE**




### \*All dimensions are nominal

Device Pa		Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
ı	SN74ALVCH162373DL	DL	SSOP	48	25	473.7	14.24	5110	7.87	

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated