# Atmel

# **ATBTLC1000 WLCSP SoC**

## **Ultra Low Power BLE 4.1 SoC**

## **DATASHEET**

## **Description**

The Atmel® ATBTLC1000 is an ultra-low power Bluetooth® SMART (BLE 4.1) System on a Chip with Integrated MCU, Transceiver, Modem, MAC, PA, TR Switch, and Power Management Unit (PMU). It can be used as a Bluetooth Low Energy link controller or data pump with external host MCU or as a standalone applications processor with embedded BLE connectivity and external memory.

The qualified Bluetooth Smart protocol stack is stored in dedicated ROM. The firmware includes L2CAP service layer protocols, Security Manager, Attribute protocol (ATT), Generic Attribute Profile (GATT), and the Generic Access Profile (GAP). Additionally, application profiles such as Proximity, Thermometer, Heart Rate, Blood Pressure, and many others are supported and included in the protocol stack.

#### **Features**

- Complies with Bluetooth V4.1, ETSI EN 300 328 and EN 300 440 Class 2, FCC CFR47 Part 15 and ARIB STD-T66
- 2.4GHz transceiver and modem
	- -95dBm/-93dBm programmable receiver sensitivity
	- $-$  -20 to  $+3.5$ dBm programmable TX output power
	- Integrated T/R switch
	- Single wire antenna connection
- ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit processor
	- Single wire Debug (SWD) interface
	- Four-channel DMA controller
	- Brownout detector and Power On Reset
	- Watch Dog Timer
- Memory
	- 128kB embedded RAM (96kB available for application)
	- 128kB embedded ROM
- **Hardware Security Accelerators** 
	- AES-128
	- SHA-256
- Peripherals
	- $-10$  digital and one wakeup GPIOs with 96kΩ internal pull-up resistors, one Mixed Signal GPIO
	- 2x SPI Master/Slave
	- $-$  2x  $\frac{12}{3}$ C Master/Slave and 1x  $\frac{12}{3}$ C Slave
	- 2x UART
	- 1x SPI Flash
	- Three-Axis quadrature decoder
	- 4x Pulse Width Modulation (PWM), three General Purpose Timers, and one Wakeup Timer

# Atmel SMART

- 1-channel 11-bit ADC
- Clock
	- Integrated 26MHz RC oscillator
	- 26MHz crystal oscillator
	- Integrated 2MHz sleep RC oscillator
	- 32.768kHz RTC crystal oscillator
- Ultra-low power
	- 1.1µA sleep current (8KB RAM retention and RTC running)
	- 3.0mA peak TX current (0dBm, 3.6V)
	- 4.0mA peak RX current (3.6V, -93dBm sensitivity)
	- 9.7µA average advertisement current (three channels, 1s interval)
- Integrated Power management
	- 1.8 to 4.3V battery voltage range
	- Fully integrated Buck DC/DC converter
- Bluetooth SIG Certification
	- QD ID Controller (see declaration [D028678\)](https://www.bluetooth.org/tpg/QLI_viewQDL.cfm?qid=28678)
	- QD ID Host (see declaration [D028679\)](https://www.bluetooth.org/tpg/QLI_viewQDL.cfm?qid=28679)



# **Table of Contents**









## <span id="page-4-0"></span>**1 Ordering Information**



# <span id="page-4-1"></span>**2 Package Information**

#### **Table 2-1. ATBTLC1000 31L WLCSP Package Information**



# <span id="page-4-2"></span>**3 Block Diagram**



#### **Figure 3-1. ATBTLC1000 Block Diagram**



# <span id="page-5-0"></span>**4 Pinout Information**

The ATBTLC1000 is offered in a 0.35mm-pitch staggered SAC405 balls 31L WLCSP package. The WLCSP package pin assignment is shown in [Figure 4-1.](#page-5-1) The color shading is used to indicate the pin type as follows:

- $\bullet$  Red analog
- Green digital I/O (switchable power domain)
- Blue digital I/O (always-on power domain)
- Yellow digital power, purple PMU
- Green/red configurable mixed-signal GPIO (digital/analog)

The ATBTLC1000 pins are described in [Table 4-1.](#page-6-0)

<span id="page-5-1"></span>







#### <span id="page-6-0"></span>**Table 4-1. ATBTLC1000 WLCSP Pin Description**



# <span id="page-7-0"></span>**5 Package Drawing**

The ATBTLC1000 WLCSP package is RoHS/green compliant.







# <span id="page-8-0"></span>**6 Power Management**

## <span id="page-8-1"></span>**6.1 Power Architecture**

ATBTLC1000 uses an innovative power architecture to eliminate the need for external regulators and reduce the number of off-chip components. The integrated power management block includes a DC/DC buck converter and separate Low Drop out (LDO) regulators for different power domains. The DC/DC buck converter converts battery voltage to a lower internal voltage for the different circuit blocks and does this with high efficiency. The DC/DC requires three external components for proper operation (two inductors L 4.7µH and 9.1nH, and one capacitor C 4.7µF).



#### **Figure 6-1. ATBTLC1000 Power Architecture**



## <span id="page-9-0"></span>**6.2 DC/DC Converter**

The DC/DC Converter is intended to supply current to the BLE digital core and the RF transceiver core. The DC/DC consists of a power switch, 26MHz RC oscillator, controller, external inductor, and external capacitor. The DC/DC is utilizing pulse skipping discontinuous mode as its control scheme. The DC/DC specifications are shown in the following tables and figures.



<span id="page-9-1"></span>

#### <span id="page-9-2"></span>**Table 6-2. DC/DC Converter Allowable Onboard Inductor and Capacitor Values (VBAT = 3V)**



Note: 1. Degradation relative to design powered by external LDO and DC/DC disabled.







## <span id="page-10-1"></span><span id="page-10-0"></span>**6.3 Power Consumption**

#### **6.3.1 Description of Device States**

ATBTLC1000 has multiple device states, depending on the state of the ARM processor and BLE subsystem. Note: The ARM is required to be powered on if the BLE subsystem is active.

- BLE\_On\_Transmit Device is actively transmitting a BLE signal (Application may or may not be active)
- BLE\_On\_Receive Device is actively receiving a BLE signal (Application may or may not be active)
- MCU\_Only Device has ARM processor powered on and BLE subsystem powered down
- Ultra\_Low\_Power BLE is powered down and Application is powered down (with or without RAM retention)
- Power\_Down Device core supply off

# Atmel

#### <span id="page-11-0"></span>**6.3.2 Controlling the Device States**

The following pins are used to switch between the main device states:

- CHIP EN used to enable PMU
- VDDIO I/O supply voltage from external supply

In Power\_Down state, VDDIO is on and CHIP\_EN is low (at GND level). To switch between Power\_Down state and MCU\_Only state CHIP\_EN has to change between low and high (VDDIO voltage level). Once the device is MCU\_Only state, all other state transitions are controlled entirely by software. When VDDIO is off and CHIP\_EN is low, the chip is powered off with no leakage.

When no power is supplied to the device (the DC/DC Converter output and VDDIO are both off and at ground potential), a voltage cannot be applied to the ATBTLC1000 pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the Power\_Down state must be used. Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

#### <span id="page-11-2"></span><span id="page-11-1"></span>**6.3.3 Current Consumption in Various Device States**

## **Table 6-3. ATBTLC1000 Device Current Consumption at VBAT = 3.6V**



Notes: 1. Sleep clock derived from internal 32kHz RC oscillator.

2. Sleep clock derived from external 32.768kHz crystal specified for CL = 7pF, using the default on-chip capacitance only, without using external capacitance.

3. Expected values for production silicon.



<span id="page-12-2"></span>



Notes: 1. The Average advertising current is measured at VBAT = 3.6V, TX POUT=0dBm.

## <span id="page-12-0"></span>6.4 **Power Sequences**

The power sequences for ATBTLC1000 is shown in [Figure 6-4.](#page-12-1) The timing parameters are provided in [Table 6-4.](#page-13-1)

<span id="page-12-1"></span>





<span id="page-13-1"></span>



## <span id="page-13-0"></span>**6.5 Power on Reset and Brown out Detector**

The ATBTLC1000 has a Power on Reset (POR) circuit for proper system power bring up and a brown out detector to reset the system's operation when a drop in battery voltage is detected.

- POR is a power on reset circuit that outputs a HI logic value when the VBATT\_BUCK is below a voltage threshold. The POR output becomes a LO logic value when the VBATT\_BUCK is above a voltage threshold.
- Brown out Detector (BOD) is a brown out detector that outputs a HI logic value when the bandgap reference (BGR) voltage falls below a programmable voltage threshold. When the bandgap voltage reference voltage level is restored above a voltage threshold, the BOD output becomes a LO logic value.
- The counter creates a pulse that holds the chip in reset for  $256*(64*T 2MHz) \sim 8.2ms$

[Figure 6-5](#page-13-2) and [Figure 6-6](#page-14-0) illustrate the system block diagram and timing.

<span id="page-13-2"></span>





<span id="page-14-0"></span>



#### <span id="page-14-1"></span>**Table 6-5. ATBTLC1000 BOD Thresholds**



# <span id="page-15-0"></span>**7 Clocking**

## <span id="page-15-2"></span><span id="page-15-1"></span>**7.1 Overview**





[Figure 7-1](#page-15-2) provides an overview of the clock tree and clock management blocks.

The BLE Clock is used to drive the BLE subsystem. The ARM clock is used to drive the Cortex-M0 MCU and its interfaces (UART, SPI, and I<sup>2</sup>C), the nominal MCU clock speed is 26MHz. The Low Power Clock is used to drive all the low power applications like BLE sleep timer, always-on power sequencer, always-on timer, and others.

The 26MHz Crystal Oscillator (XO) must be used for the BLE operations or in the event a very accurate clock is required for the ARM subsystem operations.

The 26MHz integrated RC Oscillator is used for most general purpose operations on the MCU and its peripherals. In cases when the BLE subsystem is not used, the RC oscillator can be used for lower power consumption. The frequency variation of this RC oscillator is up to ±50% over process, voltage, and temperature.

The 2MHz integrated RC Oscillator can be used as the Low Power Clock for applications that require fast wakeup of the ARM or for generating a ~31.25kHz clock for slower wakeup but lowest power in sleep mode. This 2MHz oscillator can also be used as the ARM Clock for low-power applications where the MCU needs to remain on but run at a reduced clock speed. The frequency variation of this RC oscillator is up to ±50% over process, voltage, and temperature.

The 32.768kHz RTC Crystal Oscillator (RTC XO) is recommended to be used for BLE operations (although optional) as it will reduce power consumption by providing the best timing for wakeup precision, allowing circuits to be in low power sleep mode for as long as possible until they need to wake up and connect during the BLE connection event. The ~31.25kHz clock derived from the 2MHz integrated RC Oscillator can be used instead of RTC XO but it has low accuracy over process, voltage and temperature variations (up to ±50%) and thus needs to be frequently calibrated to within ±500ppm if the RC oscillator is used for BLE timing during a connection event. Because this clock is less accurate than RTC XO, it will require waking up earlier to prepare for a connection event



and this will increase the average power consumption. Calibration of the RC Oscillator is described in the application note.

## <span id="page-16-0"></span>**7.2 26MHz Crystal Oscillator (XO)**

## **Table 7-1. ATBTLC1000 26MHz Crystal Oscillator Parameters**



Note: 1. Initial offset must be calibrated to maintain ±25ppm in all operating conditions. This calibration is performed during final production testing and calibration offset values are stored in eFuse. More details are provided in the calibration application note.

The block diagram in [Figure 7-2](#page-16-1) (a) shows how the internal Crystal Oscillator (XO) is connected to the external crystal.

The XO has up to 10pF internal capacitance on each terminal XO\_P and XO\_N (programmable in steps of 1.25pF). To bypass the crystal oscillator, an external Signal capable of driving 10pF can be applied to the XO\_P terminal as shown in [Figure 7-2](#page-16-1) (b).

The needed external bypass capacitors depend on the chosen crystal characteristics. Refer to the datasheet of the preferred crystal and take into account the on chip capacitance.

When bypassing XO\_P from an external clock, XO\_N is required to be floating.

It is recommended that only crystals specified for CL=8pF be used in customer designs since this affects the sleep/wake up timing of the device. CL other than 8pF may require upgraded firmware and device recharacterization.

<span id="page-16-1"></span>



(a) Crystal oscillator is used (b) Crystal oscillator is bypassed



#### **Table 7-2. ATBTLC1000 26MHz XTAL C\_onchip Programming**

[Table 7-3](#page-17-2) specifies the electrical and performance requirements for the external clock.

<span id="page-17-2"></span>



## <span id="page-17-1"></span><span id="page-17-0"></span>**7.3 32.768kHz RTC Crystal Oscillator (RTC XO)**

## **7.3.1 General Information**

ATBTLC1000 has a 32.768kHz RTC oscillator that is preferably used for BLE activities involving connection events. To be compliant with the BLE specifications for connection events, the frequency accuracy of this clock has to be within ±500ppm. Because of the high accuracy of the 32.768kHz crystal oscillator clock, the power consumption can be minimized by leaving radio circuits in low-power sleep mode for as long as possible until they need to wake up for the next connection timed event.

The block diagram in [Figure 7-3\(](#page-18-0)a) shows how the internal low frequency Crystal Oscillator (XO) is connected to the external crystal.

The RTC XO has a programmable internal capacitance with a maximum of 15pF on each terminal, RTC\_CLK\_P and RTC\_CLK\_N. When bypassing the crystal oscillator with an external signal, one can program down the internal capacitance to its minimum value (~1pF) for easier driving capability. The driving signal can be applied to the RTC CLK P terminal as shown in [Figure 7-3](#page-18-0) (b).

The need for external bypass capacitors depends on the chosen crystal characteristics. Refer to the datasheet of the preferred crystal and take into account the on-chip capacitance.

When bypassing RTC\_CLK\_P from an external clock, RTC\_CLK\_N is required to be floating.



<span id="page-18-0"></span>**Figure 7-3. ATBTLC1000 Connections to RTC XO** 



(a) Crystal oscillator is used (b) Crystal oscillator is bypassed

#### **Table 7-4. 32.768kHz XTAL C\_onchip Programming**





#### <span id="page-19-0"></span>**7.3.2 RTC XO Design and Interface Specification**

The RTC consists of two main blocks: The Programmable Gm stage and tuning capacitors. The programmable Gm stage is used to maintain a phase shift of 360°C with the motional arm and keep total negative resistance to sustain oscillation. Tuning capacitors are used to adjust the XO center frequency and control the XO precision for different crystal models. The output of the XO is driven to the digital domain via a digital buffer stage with supply voltage of 1.2V.



#### **Table 7-5. RTC XO Interface**

#### <span id="page-19-1"></span>**7.3.3 RTC Characterization with Gm Code Variation at Supply 1.2V and Temp. = 25°C**

This section shows the RTC total drawn current and the XO accuracy versus different tuning capacitors and different GM codes, at supply voltage of 1.2V and temp.  $= 25^{\circ}$ C.









**Figure 7-5. RTC Oscillation Frequency Deviation vs. Tuning Caps at 25°C** 

<span id="page-20-0"></span>









**Figure 7-7. RTC Frequency Deviation vs. Supply Voltage** 

## <span id="page-21-0"></span>**7.4 2MHz and 26MHz Integrated RC Oscillators**

The 2MHz integrated RC Oscillator circuit without calibration has a frequency variation of 50% over process, temperature, and voltage variation. The ~31.25kHz clock is derived from the 2MHz clock by dividing by 64 and provides for lowest sleep power mode with a real-time clock running. As described above, calibration over process, temperature, and voltage are required to maintain the accuracy of this clock.





Statistics of deriv(PPM) vs. #Cycles of 32kHz RC





**Figure 7-9. 32kHz RC Oscillator Frequency Variation over Temperature** 

The 26MHz integrated RC Oscillator circuit has a frequency variation of 50% over process, temperature, and voltage variation.

# <span id="page-23-0"></span>**8 CPU and Memory Subsystem**

## <span id="page-23-1"></span>**8.1 ARM Subsystem**

ATBTLC1000 has an ARM Cortex-M0 32-bit processor. It is responsible for controlling the BLE Subsystem and handling all application features.

The Cortex-M0 Microcontroller consists of a full 32-bit processor capable of addressing 4GB of memory. It has a RISC-like load/store instruction set and internal 3-stage Pipeline Von Neumann architecture.

The Cortex-M0 processor provides a single system-level interface using AMBA technology to provide high speed, low latency memory accesses.

The Cortex-M0 processor implements a complete hardware debug solution, with four hardware breakpoint and two watch point options. This provides high system visibility of the processor, memory, and peripherals through a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices.

#### **Figure 8-1. ATBTLC1000 ARM Cortex-M0 Subsystem**



#### <span id="page-23-2"></span>**8.1.1 Features**

The processor features and benefits are:

- Tight integration with the system peripherals to reduce area and development costs
- Thumb instruction set combines high code density with 32-bit performance
- Integrated sleep modes using a Wakeup Interrupt Controller for low power consumption
- Deterministic, high-performance interrupt handling via Nested Vector Interrupt Controller for time-critical applications
- Serial Wire Debug reduces the number of pins required for debugging
- DMA engine for Peripheral-to-Memory, Memory-to-Memory, and Memory-to-Peripheral operation



#### <span id="page-24-0"></span>**8.1.2 Module Descriptions**

#### **8.1.2.1 Timer**

The 32-bit timer block allows the CPU to generate a time tick at a programmed interval. This feature can be used for a wide variety of functions such as counting, interrupt generation, and time tracking.

**8.1.2.2 Dual Timer** 

The APB dual-input timer module is an APB slave module consisting of two programmable 32-bit down-counters that can generate interrupts when they expire. The timer can be used in a Free-running, Periodic, or One-shot mode.

**8.1.2.3 Watchdog** 

The two watchdog blocks allow the CPU to be interrupted if it has not interacted with the watchdog timer before it expires. In addition, this interrupt will be an output of the core so that it can be used to reset the CPU in the event that a direct interrupt to the CPU is not useful. This will allow the CPU to get back to a known state in the event a program is no longer executing as expected. The watchdog module applies a reset to a system in the event of a software failure, providing a way to recover from software crashes.

**8.1.2.4 Wake-up Timer** 

This timer is a 32-bit count-down timer that operates on the 32kHz sleep clock. It can be used as a general purpose timer for the ARM or as a wakeup source for the chip. It has the ability to be a onetime programmable timer, as it will generate an interrupt/wakeup on expiration and stop operation. It also has the ability to be programmed in an auto reload fashion where it will generate an interrupt/wakeup and then proceed to start another count down sequence.

**8.1.2.5 SPI Controller** 

See Section [10.3.](#page-33-0)

**8.1.2.6 I <sup>2</sup>C Controller** 

See Section [10.2.](#page-32-0)

**8.1.2.7 SPI-Flash Controller** 

The AHB SPI-Flash Controller is used to access an external SPI Flash device to access various instruction/data code needed for storing application code, code patches, and OTA images. Supports several SPI modes including 0, 1, 2, and 3. See Section [10.4.](#page-36-1)

**8.1.2.8 UART** 

See Section [10.5.](#page-37-1)

#### **8.1.2.9 DMA Controller**

Direct Memory Access (DMA) allows certain hardware subsystems to access main system memory independently of the Cortex-M0 Processor.

The DMA features and benefits are:

- Supports any address alignment
- Supports any buffer size alignment
- Peripheral flow control, including peripheral block transfer
- The following modes are supported:
	- Peripheral to peripheral transfer
	- Memory to memory
	- Memory to peripheral
	- Peripheral to memory



- Register to memory
- Interrupts for both TX done and RX done in memory and peripheral mode
- Scheduled transfers
- Endianness byte swapping
- Watchdog timer
- 4-channel operation
- 32-bit data width
- AHB MUX (on read and write buses)
- Command lists support
- Usage of tokens

#### **8.1.2.10 Nested Vector Interrupt Controller (NVIC)**

External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0 processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts.

All NVIC registers are accessible via word transfers and are little-endian. Any attempt to read or write a half-word or byte individually is unpredictable.

The NVIC allows for the CPU to be able to individually enable, disable each interrupt source, and hold each interrupt until it has been serviced and cleared by the CPU.



#### **Table 8-1. NVIC Register Summary**

For a description of each register, see the Cortex-M0 documentation from ARM.

#### **8.1.2.11 GPIO Controller**

The AHB GPIO is a general-purpose I/O interface unit allowing the CPU to independently control all input or output signals on ATBTLC1000. These can be used for a wide variety of functions pertaining to the application.

The AHB GPIO provides a 16-bit I/O interface with the following features:

- Programmable interrupt generation capability
- Programmable masking support
- Thread safe operation by providing separate set and clear addresses for control registers
- Inputs are sampled using a double flip-flop to avoid meta-stability issues



## <span id="page-26-0"></span>**8.2 Memory Subsystem**

The M0 core uses a 128kB instruction/boot ROM along with a 128kB shared instruction and data RAM.

#### <span id="page-26-1"></span>**8.2.1 BLE Retention Memory**

The BLE functionality requires 8KB (or more depending on the application) state, instruction, and data to be retained in memory when the processor either goes into Sleep Mode or Power Off Mode. The RAM is separated into specific power domains to allow tradeoff in power consumption with retention memory size.

## <span id="page-26-2"></span>**8.3 Non-volatile Memory**

ATBTLC1000 has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This nonvolatile one-time-programmable memory can be used to store customer-specific parameters, such as BLE address, XO calibration information, TX power, crystal frequency offset, as well as other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. The bit map of the first bank is shown in [Figure 8-2.](#page-26-3) The purpose of the first 80 bits in bank 0 is fixed, and the remaining bits are general-purpose software dependent bits, or reserved for future use. Since each bank and each bit can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g. updating BLE address (this can be done by invalidating the last programmed bank and programming a new bank). Refer to the ATBTLC1000 Programming Guide for the eFuse programming instructions.



<span id="page-26-3"></span>



# <span id="page-27-0"></span>**9 Bluetooth Low Energy (BLE) Subsystem**

The BLE subsystem implements all the critical real-time functions required for full compliance with Specification of the Bluetooth System, v4.1, Bluetooth SIG.

It consists of a Bluetooth 4.1 baseband controller (core), radio transceiver and the Atmel Bluetooth Smart Stack, the BLE Software Platform.

## <span id="page-27-1"></span>**9.1 BLE Core**

The baseband controller consists of modem and Medium Access Controller (MAC) and it encodes and decodes HCI packets, constructs baseband data packages, schedules frames, and manages and monitors connection status, slot usage, data flow, routing, segmentation, and buffer control.

The core performs Link Control Layer management supporting the main BLE states, including advertising and connection.

#### <span id="page-27-2"></span>**9.1.1 Features**

- **•** Broadcaster, Central, Observer, Peripheral
- Simultaneous Master and Slave operation, connect up to eight slaves
- Frequency Hopping
- Advertising/Data/Control packet types
- **Encryption (AES-128, SHA-256)**
- **Bit stream processing (CRC, whitening)**
- Operating clock 52MHz

## <span id="page-27-3"></span>**9.2 BLE Radio**

The radio consists of a fully integrated transceiver, including Low Noise Amplifier, Receive (RX) down converter, and analog baseband processing as well as Phase Locked Loop (PLL), Transmit (TX) Power Amplifier, and Transmit/Receive switch. At the RF front end, no external RF components on the PCB are required other than the antenna and a matching component.

The RX sensitivity and TX output power of the radio together with the 4.1 PHY core provide a 100dB RF link budget for superior range and link reliability.

#### <span id="page-27-5"></span><span id="page-27-4"></span>**9.2.1 Receiver Performance**

#### **Table 9-1. ATBTLC1000 BLE Receiver Performance**







Note: 1. At -93dBm sensitivity setting. Add 0.2mA at 3.6V for best sensitivity setting.

All measurements performed at 3.6V VBATT and 25°C, with tests following Bluetooth V4.1 standard tests.

There are two gain settings for Sensitivity; high gain (-95dBm) and low gain (-93dBm). Low gain has lower current consumption.

#### <span id="page-28-0"></span>**9.2.2 Transmitter Performance**

The transmitter has fine step power control with P<sub>out</sub> variable in <3dB steps below 0dBm and in <0.5dB steps above 0dBm.

## <span id="page-28-2"></span>**Table 9-2. ATBTLC1000 BLE Transmitter Performance**



Note: 1. At 0dBm TX output power.

All measurements performed at 3.6V VBATT and 25°C, with tests following Bluetooth V4.1 standard tests.

## <span id="page-28-1"></span>**9.3 Atmel Bluetooth SmartConnect Stack**

The ATBTLC1000 has a completely integrated Bluetooth Low Energy stack on chip, fully qualified, mature, and Bluetooth V4.1 compliant.

Customer applications interface with the BLE protocol stack through the Atmel BLE API which supports direct access to the GAP, SMP, ATT, GATT client / server, and L2CAP service layer protocols in the embedded firmware.

The stack includes numerous BLE profiles for applications like:

- Smart Energy
- Consumer Wellness
- **•** Home Automation
- **•** Security
- Proximity Detection
- **•** Entertainment
- Sports and Fitness
- **•** Automotive

Together with the Atmel Studio Software Development environment, additional customer profiles can be easily developed.

The Atmel Bluetooth SmartConnect software development kit is based on Keil and IAR™ compiler tools and contains numerous application code examples for embedded and hosted modes.

In addition to the protocol stack, drivers for each peripheral hardware block are provided.



# <span id="page-30-0"></span>**10 External Interfaces**

## <span id="page-30-1"></span>**10.1 Overview**

ATBTLC1000 external interfaces include: 2xSPI Master/Slave (SPI0 and SPI1), 2xI<sup>2</sup>C Master/Slave (I<sup>2</sup>C0 and I <sup>2</sup>C1), 1xI<sup>2</sup>C Slave-only (I<sup>2</sup>C2), 2xUART (UART1 and UART2), 1xSPI Flash, 1xSWD, and General Purpose Input/Output (GPIO) pins. For specific programming instructions, refer to the ATBTLC1000 Programming Guide.

[Table 10-1](#page-30-2) illustrates the different peripheral functions that are software selectable for each pin. This allows for maximum flexibility of mapping desired interfaces on GPIO pins. MUX1 option allows for any MEGAMUX option from [Table 10-2](#page-30-3) to be assigned to a GPIO.

Pin Name	Pin#	Pull	<b>MUX0</b>	MUX1	MUX <sub>2</sub>	MUX3	MUX4	MUX <sub>5</sub>	MUX6	MUX7
LP GPIO 0	D <sub>5</sub>	Up	$ $ GPIO 0	MEGAMUX 0	<b>SWD CLK</b>					<b>TEST OUT 0</b>
LP GPIO 1	F <sub>7</sub>	Up	GPIO <sub>1</sub>	<b>MEGAMUX1</b>	SWD I/O					<b>TEST OUT 1</b>
LP GPIO 2	G <sub>6</sub>	Up	GPIO <sub>2</sub>	<b>MEGAMUX2</b>	<b>UART1 RXD</b>		SPI1 SCK	SPI0 SCK	SPI FLASH SCK   TEST OUT 2	
LP GPIO 3	H7	Up	GPIO3	MEGAMUX 3	<b>UART1 TXD</b>		SPI1 MOSI	SPI0 MOSI	<b>SPI FLASH TXD</b>	<b>TEST OUT 3</b>
LP GPIO 8	J <sub>6</sub>	Up	$ $ GPIO 8	<b>MEGAMUX 8</b>	I <sup>2</sup> C0 SDA	$I2C2$ SDA		SPI0 SSN	<b>SPI FLASH SSN</b>	<b>ITEST OUT 8</b>
LP GPIO 9	H <sub>5</sub>	Up	GPIO 9	MEGAMUX 9	$l^2CO$ SCL	$I2C2$ SCL		SPI0 MISO	<b>SPI FLASH RXD</b>	<b>TEST OUT 9</b>
LP GPIO 10	J <sub>4</sub>	Up	GPIO 10	MEGAMUX 10	SPI0 SCK				<b>SPI FLASH SCK</b>	<b>TEST OUT 10</b>
LP GPIO 11	F <sub>5</sub>	Up	GPIO 11	MEGAMUX 11	SPI0 MOSI				SPI FLASH TXD	<b>TEST OUT 11</b>
LP GPIO 12	G <sub>4</sub>	Up	$ $ GPIO 12	MEGAMUX 12	SPI0 SSN				SPI FLASH SSN	<b>TEST OUT 12</b>
LP GPIO 13	D <sub>3</sub>	Up	$ $ GPIO 13	MEGAMUX 13	<b>SPIO MISO</b>				<b>SPI FLASH RXD</b>	<b>TEST OUT 13</b>
AO GPIO 0	B <sub>1</sub>	Up	GPIO 31	<b>WAKEUP</b>	<b>RTC CLK IN</b>	32KHZ CLK OUT				
GPIO MS1	F <sub>3</sub>	Up	GPIO 47							

<span id="page-30-2"></span>**Table 10-1. ATBTLC1000 Pin-MUX Matrix of External Interfaces** 

[Table 10-2](#page-30-3) shows the various software selectable MEGAMUX options that correspond to specific peripheral functionality. Several MEGAMUX options provide an interface to manage Wi-Fi® - BLE coexistence.

#### <span id="page-30-3"></span>**Table 10-2. ATBTLC1000 Software Selectable MEGAMUX Options**







An example of peripheral assignment using these MEGAMUX options is as follows:

- I<sup>2</sup>C0 pin-muxed on LP\_GPIO\_10 and LP\_GPIO\_11 via MUX1 and MEGAMUX=8 and 9
- I<sup>2</sup>C1 pin-muxed on LP\_GPIO\_0 and LP\_GPIO\_1 via MUX1 and MEGAMUX=10 and 11
- PWM pin-muxed on LP\_GPIO\_12 via MUX1 and MEGAMUX=12

Another example is to illustrate the available options for pin LP\_GPIO\_3, depending on the pin-MUX option selected:

- MUX0: the pin will function as bit 3 of the GPIO bus and is controlled by the GPIO controller in the ARM subsystem
- MUX1: any option from the MEGAMUX table can be selected, for example it can be a quad\_dec, pwm, or any of the other functions listed in the MEGAMUX table
- MUX2: the pin will function as UART1 TXD; this can be also achieved with the MUX1 option via MEGAMUX, but the MUX2 option allows a shortcut for the recommended pinout
- MUX3: this option is not used and thus defaults to the GPIO option (same as MUX0)
- MUX4: the pin will function as SPI1 MOSI (this option is not available through MEGAMUX)



- MUX5: the pin will function as SPI0 MOSI (this option is not available through MEGAMUX)
- MUX6: the pin will function as SPI FLASH SCK (this option is not available through MEGAMUX)
- MUX7: the pin will function as bit 3 of the test output bus, giving access to various debug signals

## <span id="page-32-1"></span><span id="page-32-0"></span>**10.2 I<sup>2</sup>C Master/Slave Interface**

#### **10.2.1 Description**

ATBTLC1000 provides I<sup>2</sup>C Interface that can be configured as Slave or Master. I<sup>2</sup>C Interface is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). ATBTLC1000 I<sup>2</sup>C supports I<sup>2</sup>C bus Version 2.1 - 2000 and can operate in the following speed modes:

- Standard mode (100kb/s)
- Fast mode (400kb/s)
- High-speed mode (3.4Mb/s)

The I<sup>2</sup>C is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled "The I<sup>2</sup>C -Bus Specification, Ver2.1".

## <span id="page-32-2"></span>**10.2.2 I<sup>2</sup>C Interface Timing**

The I<sup>2</sup>C Interface timing (common to Slave and Master) is provided in [Figure 10-1.](#page-32-3) The timing parameters for Slave and Master modes are specified in [Table 10-3](#page-32-4) and [Table 10-4](#page-33-2) respectively.

<span id="page-32-3"></span>



#### <span id="page-32-4"></span>**Table 10-3. ATBTLC1000 I<sup>2</sup>C Slave Timing Parameters**





#### <span id="page-33-2"></span>**Table 10-4. ATBTLC1000 I<sup>2</sup>C Master Timing Parameters**



## <span id="page-33-0"></span>**10.3 SPI Master/Slave Interface**

## <span id="page-33-1"></span>**10.3.1 Description**

ATBTLC1000 provides a Serial Peripheral Interface (SPI) that can be configured as Master or Slave. The SPI Interface pins are mapped as shown in [Table 10-5.](#page-34-1) The SPI Interface is a full-duplex slave-synchronous serial interface. When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line. The SPI



Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For the details of the SPI protocol and more specific instructions, refer to the ATBTLC1000 Programming Guide.

<span id="page-34-1"></span>



## <span id="page-34-0"></span>**10.3.2 SPI Interface Modes**

The SPI Interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in [Table 10-6](#page-34-2) and [Figure 10-2.](#page-34-3) The red lines in [Figure 10-2](#page-34-3) correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

#### <span id="page-34-2"></span>**Table 10-6. ATBTLC1000 SPI Modes**



<span id="page-34-3"></span>





#### <span id="page-35-0"></span>**10.3.3 SPI Slave Timing**

The SPI Slave timing is provided in [Figure 10-3](#page-35-1) and [Table 10-7.](#page-35-2)

<span id="page-35-1"></span>



<span id="page-35-2"></span>**Table 10-7. ATBTLC1000 SPI Slave Timing Parameters** 





#### <span id="page-36-3"></span><span id="page-36-0"></span>**10.3.4 SPI Master Timing**

The SPI Master Timing is provided in [Figure 10-4](#page-36-3) and [Table 10-8.](#page-36-4)



#### **Figure 10-4. ATBTLC1000 SPI Master Timing Diagram**

#### <span id="page-36-4"></span>**Table 10-8. ATBTLC1000 SPI Master Timing Parameters**



## <span id="page-36-2"></span><span id="page-36-1"></span>**10.4 SPI Flash Master Interface**

#### **10.4.1 Description**

ATBTLC1000 provides an SPI Master interface for accessing external Flash memory. The TXD pin is the same as the Master Output, Slave Input (MOSI), and the RXD pin is the same as the Master Input, Slave Output (MISO). The SPI Master interface supports all four standard modes of clock polarity and clock phase shown in [Table 10-6.](#page-34-2) External SPI Flash memory is accessed by a processor programming commands to the SPI Master interface, which in turn initiates an SPI master access to the Flash. For more specific instructions. Refer to ATBTLC1000 Programming Guide.



#### <span id="page-37-2"></span><span id="page-37-0"></span>**10.4.2 SPI Master Timing**

The SPI Master Timing is provided in [Figure 10-5](#page-37-2) and [Table 10-9.](#page-37-3)



#### **Figure 10-5. ATBTLC1000 SPI Master Timing Diagram**

#### <span id="page-37-3"></span>**Table 10-9. ATBTLC1000 SPI Master Timing Parameters**



## <span id="page-37-1"></span>**10.5 UART Interface**

ATBTLC1000 provides Universal Asynchronous Receiver/Transmitter (UART) interfaces for serial communication. The Bluetooth subsystem has two UART interfaces: a 4-pin interface for control and data transfer. The UART interfaces are compatible with the RS-232 standard, where ATBTLC1000 operates as Data Terminal Equipment (DTE). The 4-pin UART has two pins for data (TX and RX) and two pins for flow control/handshaking: Request To Send (RTS) and Clear To Send (CTS**). The RTS and CTS are used for hardware flow control; they MUST be connected to the host MCU UART and enabled for the UART interface to be functional.** The pins associated with each the UART interfaces can be enabled on several alternative pins by programming their corresponding pin-MUX control registers (see [Table 10-1](#page-30-2) and [Table 10-2](#page-30-3) for available options).

The UART features programmable baud rate generation with fractional clock division, which allows transmission and reception at a wide variety of standard and non-standard baud rates. The Bluetooth UART input clock is selectable between 26MHz, 13MHz, 6.5MHz, and 3.25MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of 26MHz/8.0 = 3.25MBd.



The UART can be configured for seven or eight bit operation, with or without parity, with four different parity types (odd, even, mark, or space), and with one or two stop bits. It also has RX and TX FIFOs, which ensure reliable high speed reception and low software overhead transmission. FIFO size is 4x8 for both RX and TX direction. The UART also has status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits.

An example of UART receiving or transmitting a single packet is shown in [Figure 10-6.](#page-38-3) This example shows 7-bit data (0x45), odd parity, and two stop bits.

Refer to the ATBTLC1000 Programming Guide for more specific instructions.



#### <span id="page-38-3"></span>**Figure 10-6. Example of UART RX or TX Packet**

## <span id="page-38-0"></span>**10.6 GPIOs**

12 General Purpose Input/Output (GPIO) pins total, labeled LP\_GPIO, GPIO\_MS, and AO\_GPIO, are available to allow for application specific functions. Each GPIO pin can be programmed as an input (the value of the pin can be read by the host or internal processor) or as an output (the output values can be programmed by the host or internal processor).

LP GPIO are digital interface pins, GPIO MS is a mixed signal/analog interface pin and AO GPIO is an always-on digital interface pin that can detect interrupt signals while in deep sleep mode for wake up purposes.

The LP\_GPIO have interrupt capability but only when in active/standby mode. In sleep mode, they are turned off to save power consumption.

## <span id="page-38-1"></span>**10.7 Analog to Digital Converter (ADC)**

#### <span id="page-38-2"></span>**10.7.1 Overview**

The ATBTLC1000 has an integrated Successive Approximation Register (SAR) ADC with 11-bit resolution and variable conversion speed up 1MS/s. The key building blocks are the capacitive DAC, comparator, and synchronous SAR engine as shown in [Figure 10-7.](#page-39-1)



<span id="page-39-1"></span>**Figure 10-7. BTLC1000 SAR ADC Block Diagram** 



The ADC reference voltage can be either generated internally or set externally via one of the two available Mixed Signal GPIO pins on the ATBTLC1000.

There are two modes of operation:

- A. High resolution (11-bit): Set the reference voltage to half the supply voltage or below. In this condition the input signal dynamic range is equal to twice the reference voltage (ENOB=10bit).
- B. Medium Resolution (10-bit): Set the reference voltage to any value below supply voltage (up to supply voltage - 300mV) and in this condition the input dynamic range is from zero to reference voltage (ENOB =  $9$ ) bit).

There are four input channels that are time multiplexed to the input of the SAR ADC. However on the ATBTLC1000, only one channel input is accessible from the outside, through the Mixed Signal GPIO pin.

In power saving mode, the internal reference voltage is completely off and the reference voltage is set externally. The ADC characteristics are summarized in [Table 10-10.](#page-39-2)

#### <span id="page-39-2"></span>**Table 10-10. SAR ADC Characteristics**



Note: 1. With external reference.

#### <span id="page-39-0"></span>**10.7.2 Timing**

The ADC timing is shown in [Figure 10-8.](#page-40-1) The input signal is sampled twice, in the first sampling cycle the input range is defined either to be above reference voltage or below it and in the  $2<sup>nd</sup>$  sampling instant the ADC start its normal operation.

The ADC takes two sampling instants and N-1 conversion cycle (N=ADC resolution) and one cycle to sample the data out. So for 11-bit resolution it takes 13 clock cycles to do one Sample conversion.

The Input clock equals  $N+2$  the sampling clock frequency (N is the ADC resolution).

CONV signal : Gives indication about end of conversion.

SAMPL : The input signal is sampled when this signal is high.

RST ENG : When High SAR Engine is in reset mode (SAR engine output is set to mid-scale).



<span id="page-40-1"></span>

#### <span id="page-40-2"></span><span id="page-40-0"></span>**10.7.3 Performance**





Note: 1. Effective VREF is 2xInternal Reference Voltage.



 $T_c = 25^{\circ}$ C  $V_{BAT} = 3.0$  V, unless otherwise noted

<span id="page-41-0"></span>



<span id="page-41-1"></span>





<span id="page-42-0"></span>



<span id="page-42-1"></span>





## <span id="page-43-0"></span>**10.8 Software Programmable Timer and Pulse Width Modulator**

ATBTLC1000 contains four individually configurable pulse width modulator (PWM) blocks to provide external control voltages. The base frequency of the PWM block (fPWM\_base) is derived from the XO clock (26MHz) or the RC oscillator followed by a programmable divider.

The frequency of each PWM pulse (fPWM) is programmable in steps according to the following relationship:

$$
f_{PWM} = \frac{f_{PWM\_base}}{64 * 2^i} \qquad i = 0, 1, 2, ..., 8
$$

The duty cycle of each PWM signal is configurable with 10-bit resolution (minimum duty cycle is 1/1024 and maximum is 1023/1024).

 $f_{PWM_{base}}$  can be selected to have different values according to [Table 10-12.](#page-43-4) Minimum and maximum frequencies supported for each clock selection is listed in the table as well.

$f_{\textit{PWM}_{\textit{base}}}$	f <sub>rwm</sub> max.	f <sub>PWM</sub> min.
26MHz	406.25kHz	6.347kHz
13MHz	203.125kHz	3.173kHz
6.5MHz	101.562kHz	1.586kHz
$3.25$ MHz	50.781kHz	793.25Hz

<span id="page-43-4"></span>**Table 10-12. fPWM Range for Different fPWM Base Frequencies** 

## <span id="page-43-1"></span>**10.9 Clock Output**

ATBTLC1000 has an ability to output a clock. The clock can be output to any GPIO pin via the test MUX. Note that this feature requires that the ARM and BLE power domains stay on. If BLE is not used, the clocks to the BLE core are gated off, resulting in small leakage. The following two methods can be used to output a clock.

## <span id="page-43-2"></span>**10.9.1 Variable Frequency Clock Output Using Fractional Divider**

ATBTLC1000 can output the variable frequency ADC clock using a fractional divider off the 26MHz oscillator. This clock needs to be enabled using bit 10 of the lpmcu\_clock\_enables\_1 register. The clock frequency can be controlled by the divider ratio using the sens adc clk ctrl register (12-bits integer part, 8-bit fractional part). The division ratio can vary from 2 to 4096 delivering output frequency between 6.35kHz to 13MHz. This is a digital divider with pulse swallowing implementation so the clock edges may not be at exact intervals for the fractional ratios. However, it is exact for integer division ratios.

## <span id="page-43-3"></span>**10.9.2 Fixed Frequency Clock Output**

ATBTLC1000 can output the following fixed-frequency clocks:

- 52MHz derived from XO
- 26MHz derived from XO
- 2MHz derived from the 2MHz RC Osc.
- <sup>31.25kHz</sup> derived from the 2MHz RC Osc.
- 32.768kHz derived from the RTC XO
- 26MHz derived from 26MHz RC Osc.
- 6.5MHz derived from XO
- 3.25MHz derived from 26MHz RC Osc.

For clocks 26MHz and above ensure that external pad load on the board is minimized to get a clean waveform.



## <span id="page-44-0"></span>**10.10 Three-axis Quadrature Decoder**

ATBTLC1000 has a three-axis Quadrature decoder (X, Y, and Z) that can determine the direction and speed of movement on three axes, requiring in total six GPIO pins to interface with the sensors. The sensors are expected to provide pulse trains as inputs to the quadrature decoder.

Each axis channel input will have two pulses with ±90 degrees phase shift depending on the direction of movement. The decoder counts the edges of the two waveforms to determine the speed and uses the phase relationship between the two inputs to determine the direction of motion.

The decoder is configured to interrupt ARM based on independent thresholds for each direction. Each quadrature clock counter (X, Y, and Z) is an unsigned 16-bit counter and the system clock uses a programmable sampling clock ranging from 26MHz, 13, 6.5, to 3.25MHz.

If wakeup is desired from threshold detection on an axis input, the always-on GPIO needs to be used (only one GPIO on ATBTLC1000).



## <span id="page-45-0"></span>**11 Reference Design**



**Atmel** 

**Atmel** 

BTLC1000 CSP Reference Revised: Thursday, February 04, 2016<br>BTLC1000 CSP Ref Revision: 3

February 4,2016 17:24:35 **Bill Of Materials** 



# <span id="page-46-0"></span>**12 Bill of Material (BOM)**

# <span id="page-47-0"></span>**13 Electrical Characteristics**

## <span id="page-47-1"></span>**13.1 Absolute Maximum Ratings**

#### **Table 13-1. ATBTLC1000 Absolute Maximum Ratings**



Notes: 1. V<sub>IN</sub> corresponds to all the digital pins.

- 2. V<sub>AIN</sub> corresponds to all the analog pins.
- 3. For VESDHBM, each pin is classified as Class 1, or Class 2, or both:
	- The Class 1 pins include all the pins (both analog and digital)
	- The Class 2 pins include all digital pins only
	- VESDHBM is ±1kV for Class1 pins. VESDHBM is ±2kV for Class2 pins

## <span id="page-47-3"></span><span id="page-47-2"></span>**13.2 Recommended Operating Conditions**

#### **Table 13-2. ATBTLC1000 Recommended Operating Conditions**



Note: 1. VBATT must not be less than VDDIO.

2. When powering up the device, VBATT must be greater or equal to 1.9V to ensure BOD does not trigger. BOD threshold is typically 1.8V and the device will be held in reset if VBATT is near this threshold on startup. After startup, BOD can be disabled and the device can operated down to 1.8V.



## <span id="page-48-1"></span><span id="page-48-0"></span>**13.3 DC Characteristics**

[Table 13-3](#page-48-1) provides the DC characteristics for the ATBTLC1000 digital pads.

<b>VDDIO</b> condition	<b>Characteristic</b>	Min.	Typ.	Max.	<b>Unit</b>	
	Input low voltage VIL	$-0.30$		0.60		
<b>VDDIOL</b>	Input high voltage VIH	<b>VDDIO-0.60</b>		<b>VDDIO+0.30</b>		
	Output low voltage V <sub>OL</sub>			0.45		
	Output high voltage VOH	<b>VDDIO-0.50</b>				
	Input low voltage V <sub>IL</sub>	$-0.30$		0.63	$\vee$	
<b>VDDIOM</b>	Input high voltage VIH	<b>VDDIO-0.60</b>		<b>VDDIO+0.30</b>		
	Output low voltage V <sub>OL</sub>			0.45		
	Output high voltage VOH	<b>VDDIO-0.50</b>				
	Input low voltage V <sub>IL</sub>	$-0.30$		0.65		
<b>VDDIOH</b>	Input high voltage VIH	<b>VDDIO-0.60</b>		VDDIO+0.30 (up to 3.60)		
	Output low voltage V <sub>OL</sub>			0.45		
	Output high voltage V <sub>OH</sub>	<b>VDDIO-0.50</b>				
All	Output loading			20		
	Digital input load			6	pF	
<b>VDDIOL</b>	Pad drive strength (regular pads (1))	1.7	2.5			
<b>VDDIOM</b>	Pad drive strength (regular pads)	3.4	6.6			
<b>VDDIOH</b>	Pad drive strength (regular pads)	10.5	14		mA	
<b>VDDIOL</b>	Pad drive strength (high-drive pads (1))	3.4	5.0			
<b>VDDIO<sub>M</sub></b>	Pad drive strength (high-drive pads)	6.8	13.2			
<b>VDDIOH</b>	Pad drive strength (high-drive pads)	21	28			

**Table 13-3. ATBTLC1000 DC Electrical Characteristics** 

Note: 1. The following are high-drive pads: GPIO\_8, GPIO\_9; all other pads are regular.

# <span id="page-49-0"></span>**14 Errata**

**Issue:** The measured current for the cases listed [Table 6-3](#page-11-2) will be higher than what is reported in the figure.

> This is because the Power number values in the SDK4.0 release have not been fully optimized to their final values.

A small sample measurement has been performed on 10 samples and they show the following results:

Measurement condition:

- 1-sec adverting interval
- 37 byte advertising payload
- Connectable beacon
- Advertising on three channels (37, 38, 39)
- Vbatt and VDDIO are set to 3.3V

SAM L21 has a measurement floor of 80nA, which was compensated in the reported numbers (this number varies from board to board and needs to be compensated).

The Average advertising current: 11.3µA

The Average sleep current between beacons: 1.17µA

The average current for the 10 boards was (including 80nA floor):



**Work around:** Will be resolved in a SDK update.



# <span id="page-50-0"></span>**15 Document Revision History**







**Atmel Corporation** 1600 Technology Drive, San Jose, CA 95110 USA **T:** (+1)(408) 441.0311 **F:** (+1)(408) 436.4200 **│ [www.atmel.com](http://www.atmel.com/)**

© 2016 Atmel Corporation. / Rev.: Atmel-42493D-ATBTLC1000\_WLCSP\_SoC-Datasheet\_02/2016.

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE<br>ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information<br>contained herein. Unless specifically pro authorized, or warranted for use as components in applications intended to support or sustain life.

the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent.<br>Safety-Critical Applications the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent.<br>Safety-Critical Applications SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive -grade.