HR1000A
Resonant Half-Bridge Controller

The Future of Analog IC Technology

DESCRIPTION

The HR1000A is a controller designed specifically for the resonant half-bridge topology. It provides two drive-signal channels that output complementary signals at a 50% duty cycle. An internal fixed dead-time of 350ns between the two complementary gate signals guarantees zero-voltage switching during the transient and enables high-frequency operation.

The integrated bootstrap diode simplifies the external driving circuit for the high-side switch. It can withstand up to 600V with immunity against high dV/dt noise.

Modulating the switching frequency regulates the topology output voltage. A programmable oscillator can set both the maximum and minimum switching frequencies.

The IC starts up at the programmed maximum switching frequency and gradually slows until the control loop takes over to prevent excessive inrush current

The IC can be forced to enter a controlled burst-mode operation at light-load to minimize the power consumption and tighten output regulation.

Protections features—including latched shutdown, auto-recovery, brown-out protection, and over-temperature protection—improve converter design safety without engendering additional circuit complexity.

The IC provide 1.5A/2A source/sink capability for both high-side and low-side gate drivers.

The HR1000A is available in a SO-16 package.

FEATURES

- 50% Duty Cycle, Variable Frequency Control For Resonant Half-Bridge Converter
- 600V High-Side Gate Driver with Integrated Bootstrap Diode and High dV/dt Immunity
- 1.5A/2A Source/Sink Capability for Both High-Side and Low-Side Gate Drivers
- High-Accuracy Oscillator
- Operates at up to 600kHz
- Two-Level Over-Current Protection: Frequency-Shift and Latched Shutdown with Programmable Duration Time
- Remote ON/OFF Control and Brown-Out Protection through the BO Pin
- Latched-Disable Input for Easy Protections Implementation
- Interfaces with PFC Controller
- Programmable Burst-Mode Operation at Light-Load
- Non-Linear Soft-Start for Monotonic Output Voltage Rise
- SO-16 package

APPLICATIONS

- LCD and PDP TVs
- Desktop PCs and Servers
- Telecom SMPS
- AC-DC Adapter, Open-Frame SMPS
- Video Game Consoles
- Electronic Lighting Ballast

TYPICAL APPLICATION BLOCK DIAGRAM

ORDERING INFORMATION

Part Number*	Package	Top Marking
HR1000AGS	SOIC16	HR1000A

* For Tape & Reel, add suffix –Z (e.g. HR1000AGS–Z).

PACKAGE REFERENCE

TOP VIEW

	Pin		Pin	
SS	1	○	16	BST
TIMER	2		15	HG
CT	3		14	SW
Fset	4		13	N.C.
Burst	5		12	VCC
CS	6		11	LG
BO	7		10	GND
LATCH	8		9	PFC

ABSOLUTE MAXIMUM RATINGS [1]

Symbol	Pin	Parameter	Value	Unit
V_{BST}	16	Floating supply voltage	-1 to 618	V
V_{SW}	14	Floating ground voltage	-3 to V_{BST}-18	V
dV_{SW}/dt	14	Floating ground max. slew rate	50	V/ns
VCC	12	IC supply voltage (I_{CC}<25mA)	Self-limited	V
V_{PFC}	9	Maximum voltage (pin open)	-0.3 to VCC	V
I_{PFC}	9	Maximum sink current (pin low)	Self-limited	A
I_{Fset}	4	Maximum source current	2	mA
LG	11	Maximum voltage	-0.3 to 16	V
	1 to 8	Analog inputs and outputs	-0.3 to 6	V
P_{IC}		Continuous power dissipation (T_A = +25°C) [2]	1.56	W
T_J		Junction Temperature	150	°C
T_{Lead}		Lead Temperature (Solder)	260	°C
$T_{Storage}$		Storage Temperature	-55 to +150	°C

Recommended Operating Conditions [3]
Supply Voltage VCC .... 13V to 15.5V
Analog inputs and outputs .... -0.3V to 6.5V
Operating Junction Temp (T_J). -40°C to + 125°C

Thermal Resistance [4] θ_{JA} θ_{JC}
SOIC16 .... 80 ...... 35... °C/W

Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by D(MAX)=(T_J(MAX)- T_A)/ θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

T_J=25°C, VCC=13V, C_{HG}=C_{LG}=1nF; CT=470pF, R_{Fset}=12kΩ, unless otherwise specified.

| Parameter	Symbol	Min	Typ	Max	Unit
IC supply voltage (VCC)					
VCC operating range		8.9		15.5	V
VCC high threshold, IC switch-on	V_{CCH}	10.3	11	11.7	V
VCC low threshold, IC switch-off	V_{CCL}	7.5	8.2	8.9	V
Hysteresis	V_{hys}		2.5		V
VCC clamp current during fault condition (VCC=16V, Latch=2V)	I_{Clamp}		6		mA
VCC clamp voltage during fault condition (VCC>16V or V_{LATCH}>1.85V or V_{CS}>1.5V or V_{TIMER}>3.5V or V_{BO}<1.25V or V_{BO}>5.5V or OTP)	V_{Clamp}		15.3		V
IC supply current (VCC)					
Start-up current (Before the device turns on, VCC=VCC_H-0.2V)	$I_{start-up}$		250	300	µA
Quiescent current (Device on, V_{Burst}=1V)	I_q		1.5	2	mA
Operating current (Device on, V_{Burst}=V_{Fset})	I_{op}		3	5	mA
Residual consumption (VCC>16V or VCC<8V V_{LATCH}>1.85V or V_{CS}>1.5V or V_{TIMER}>3.5V or V_{BO}<1.25V or V_{BO}>5.5V or OTP)	I_r		350	400	µA
High-side floating-gate-driver supply (BST, SW)					
BST pin leakage current (V_{BST}=600V)	I_{LKBST}			10	µA
SW pin leakage current (V_{SW}=582V)	I_{LKSW}			10	µA
Input bias current (V_{CS}=0 to $V_{CSlatch}$)	I_{CS}			1	µA
Leading-edge blanking	t_{LEB}		250		ns
Frequency shift threshold	V_{CSx}	0.75	0.8	0.85	V
Latch-off threshold	$V_{CSlatch}$	1.41	1.5	1.59	V
Line voltage sensing (BO)					
Threshold voltage	V_{th}	1.2	1.25	1.3	V
Clamp level	V_{clamp}	5.1	5.5	5.8	V
Current Hysteresis (VCC>5V, V_{BO}=0.3V)	I_{Hyst}	9	12	15	µA
Latch function (LATCH)					
Input bias current (V_{LATCH}=0 to V_{th})	I_{LATCH}			1	µA
LATCH threshold	V_{th}	1.75	1.85	1.95	V
Oscillator					
Output duty cycle	D	48	50	52	%
Oscillation frequency	f_{osc}			600	kHz
Dead-time	t_D	300	350	400	ns
CT peak value	V_{CFp}		3.8		V
CT valley value	V_{CFv}		0.9		V
Voltage reference at Fset pin	V_{REF}	1.92	2	2.08	V
PFC function (PFC)					
Low saturation level (I_{PFC}=1mA, V_{LATCH}=2V)	V_L			0.2	V
Soft start function (SS)					
Discharge resistance (V_{CS}>V_{CSx})	R		120		Ω
Standby function (Burst)					
Disable threshold	V_{th}	1.18	1.23	1.28	V
Hysteresis	V_{hys}		100		mV

ELECTRICAL CHARACTERISTICS *(continued)*

T_J=25°C, VCC=13V, C_{HG}=C_{LG}=1nF; CT=470pF, R_{Fset}=12kΩ, unless otherwise specified.

| Parameter	Symbol	Min	Typ	Max	Unit
Delayed shutdown (TIMER)					
Charge current (V_{TIMER}=1V, V_{CS}=0.85V)	I_{CHARGE}	80	130	180	µA
Threshold for forced operation at maximum frequency	V_{th1}	1.88	2	2.08	V
Shut down threshold	V_{th2}	3.3	3.5	3.7	V
Restart threshold	V_{th3}	0.25	0.3	0.35	V
Low-side gate driver (LG, referenced to GND)					
Peak source current	$I_{sourcepk}$	1.5			A
Peak sink current	I_{sinkpk}	2			A
Sourcing resistor	R_{source}		4		Ω
Sinking resistor	R_{sink}		2		Ω
Fall time	t_f		20		ns
Rise time	t_r		20		ns
UVLO saturation (VCC=0 to VCC_H, I_{sink}=2mA)				1.1	V
High side gate driver (HG, referenced to SW)					
Peak source current	$I_{sourcepk}$	1.5			A
Peak sink current	I_{sinkpk}	2			A
Sourcing resistor	R_{source}		4		Ω
Sinking resistor	R_{sink}		2		Ω
Fall time	t_f		20		ns
Rise time	t_r		20		ns
Thermal Shutdown					
Thermal shutdown threshold			150		°C
Thermal shutdown recovery threshold			120		°C

TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are generated using the evaluation board built with design example on page 21. VAC=230V, V$_{out}$=19V, I$_{out}$=4.7A, T$_A$=25°C, unless otherwise noted.

**Supply Current vs. Supply Voltage**

Supply Current vs. T$_J$

VCC Clamp Voltage vs. T$_J$

VCC Threshold vs. T$_J$

Current Sense Threshold vs. T$_J$


BO Threshold vs. T$_J$

BO Source Current vs. T$_J$


Latch Threshold vs. T$_J$

Oscillator Frequency vs. T$_J$

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are generated using the evaluation board built with design example on page 21. VAC=230V, V$_{out}$=19V, I$_{out}$=4.7A, T$_A$=25°C, unless otherwise noted.

Dead-time vs. T$_J$

Oscillator Frequency vs. Frequency-Set Resistance

Oscillator Ramp vs. T$_J$

Current Mirror Ratio vs. T$_J$

Reference Voltage vs. T$_J$

Standby Threshold vs. T$_J$

Delay Shutdown Charge Current vs. T$_J$

OCP Delay Threshold vs. T$_J$

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are generated using the evaluation board built with design example on page 21. VAC=230V, V$_{out}$=19V, I$_{out}$=4.7A, T$_A$=25°C, unless otherwise noted.

Efficiency

Steady State
V$_{OUT}$ = 19V, I$_{OUT}$ = 4.7A

Steady State
V$_{OUT}$ = 19V, I$_{OUT}$ = 0A

Steady State
V$_{OUT}$ = 19V, I$_{OUT}$ = 4.7A

Steady State
V$_{OUT}$ = 19V, I$_{OUT}$ = 0A

Start-up
V$_{OUT}$ = 19V, I$_{OUT}$ = 0A

Start-up
V$_{OUT}$ = 19V, I$_{OUT}$ = 4.7A

Shutdown
V$_{OUT}$ = 19V, I$_{OUT}$ = 0A

Shutdown
V$_{OUT}$ = 19V, I$_{OUT}$ = 4.7A

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

Performance waveforms are generated using the evaluation board built with design example on page 21. VAC=230V, V_{out}=19V, I_{out}=4.7A, T_A=25°C, unless otherwise noted.

SCP Entry
V_{OUT} = 19V, I_{OUT} = 0A

SCP Entry
V_{OUT} = 19V, I_{OUT} = 4.7A

SCP then Power-on
V_{OUT} = 19V

V_{OUT}
10V/div.

V_{LG}
10V/div.

I_R
2A/div.

400ms/div.

V_{OUT}
10V/div.

V_{LG}
10V/div.

I_R
2A/div.

400ms/div.

V_{OUT}
10V/div.

V_{LG}
10V/div.

I_R
2A/div.

200ms/div.

PIN FUNCTIONS

Pin #	Name	Description
1	SS	Soft-start. Connect an external capacitor with this pin to GND and a resistor to Fset pin to set the maximum oscillator frequency and the time constant for the frequency shift during start-up. An internal switch discharges the capacitor when the chip turns off (VCC < UVLO, VCC > 16V, BO < 1.25V or > 5.5V, LATCH > 1.85V, CS >1.5V, TIMER > 2V, thermal shutdown) to guarantee soft-start when the current sense pin voltage exceeds 0.8V, and as long as it stays above 0.75V.
2	TIMER	Period between over-current and shutdown. Connect a capacitor and a resistor from this pin to GND to set both the maximum duration from an over-current condition before the IC stops switching, and the delay before the IC resumes switching. Each time the CS pin voltage exceeds 0.8V, an internal 130µA source charges the capacitor; an external resistor slowly discharges this capacitor. If the pin voltage reaches 2V, the soft-start capacitor discharges completely, pushing the switching frequency to its maximum value; the 130µA source remains on. When the voltage exceeds 3.5V the IC stops switching and the internal current source turns off so that the pin voltage decays. The IC enters soft-started when the voltage drops below 0.3V. This allows the converter to work intermittently with very low average input power under short-circuit conditions.
3	CT	Time-Set. An internal current source programmed by the external network connected to pin 4 charges and discharges a capacitor connected to GND. Determines the converter's switching frequency.
4	Fset	Switching Frequency Set. Provides a precise 2V reference. A resistor connected from this pin to GND defines a current that sets the minimum oscillator frequency. Connect the phototransistor of an opto-coupler to this pin through a resistor to close the feedback loop that modulates the oscillator frequency to regulate the converter output voltage. The value of this resistor will set the maximum operating frequency. An R-C series connected from this pin to GND sets frequency shift at start-up to prevent excessive energy inrush (soft-start).
5	Burst	Burst-Mode Operation Threshold. The pin senses some voltage related to the feedback control, which is compared to an internal reference (1.25V). If the voltage on the pin is lower than the reference, the IC enters an idle state and reduces its quiescent current. The chip resumes switching when the voltage exceeds the reference by 50mV. Soft-start is not invoked. This function enables burst-mode operation when the load falls below a programmed level, determined by connecting an appropriate resistor to the opto-coupler to pin Fset (see block diagram). Tie the pin to Fset if burst-mode is not used.
6	CS	Primary-Current Sense. Uses a sense resistor or a capacitive divider to sense the primary current. The voltage signal requires an averaging filter because this input is not intended for cycle-by-cycle control. As the voltage exceeds a 0.8V threshold (with 50mV hysteresis), the soft-start capacitor on pin 1 discharges internally: The frequency increases, limiting the power throughput. Under an output short circuit, this normally results in a nearly-constant peak-primary current. A timer set on pin 2 limits the duration of this condition. If the current continues to build up despite the frequency increase, a second comparator referenced at 1.5V latches the device off and brings its consumption up to about pre-start-up levels. The information is latched, requiring cycling the IC supply voltage to restart: The latch is removed as the VCC voltage drops below the UVLO threshold. Tie the pin to GND if the function is not used.

PIN FUNCTIONS *(continued)*

Pin #	Name	Description
7	BO	Input Voltage Sense. Connect to the high-voltage input bus through the tap of a resistor divider to perform either AC or DC (in systems with PFC) brownout protection. A voltage below 1.25V shuts down (without latching) the IC, lowers its consumption and discharges the soft-start capacitor. The IC operation resumes (with soft-start) when the voltage exceeds 1.25V. The comparator has current hysteresis: An internal 12µA current source is ON as long as the applied voltage is below 1.25V, and is OFF if this value is exceeded. Bypass the pin with a capacitor to GND to reduce noise pick-up. An internal Zener diode top-limits the pin voltage. Activating the Zener diode causes the IC to shut down (without latching). Bias the pin between 1.25V and 5.5V if the function is not used.
8	LATCH	IC Latch. Connects internally to a comparator that—when the pin voltage exceeds 1.85V—shuts the IC down and brings its consumption to near pre-start-up levels. The latch is removed as the VCC voltage goes below the UVLO threshold. Tie the pin to GND if the function is not used.
9	PFC	Interface to the front-end PFC. This pin—normally high—stops the PFC controller for protection purposes or during burst-mode operation. It goes low when the IC shuts down from the following conditions: VCC > 16V, LATCH > 1.85V, CS > 1.5V, BO > 5.5V, thermal shutdown and BURST < 1.25V. The pin also goes low when the voltage on TIMER exceeds 2V, and goes back open as the voltage falls below 0.3V. During UVLO, it is open. Leave the pin unconnected if not used.
10	GND	Ground. Current return for both the low-side gate-driver current and the IC bias current. Tie all bias component ground connections to a trace to this pin. Keep separate from any pulsed current return.
11	LG	Low-Side Gate Driver. The driver is capable of a minimum 0.5A source and a minimum 1A sink-peak current to drive the lower MOSFET of the half-bridge leg. The pin is actively pulled to GND during UVLO.
12	VCC	Supply Voltage. Supplies both the IC signal and the low-side gate driver. Sometimes a small bypass capacitor (e.g., 0.1µF) can help provide a clean bias voltage for the IC signal.
13	N.C.	High-Voltage Spacer. Not internally connected—isolates the high-voltage pin and eases compliance with safety regulations (creepage-distance) on the PCB.
14	SW	High-Side Switch Source. Current return for the high-side gate-drive current. Requires careful layout to avoid large spikes below ground.
15	HG	High-Side Floating Gate-Driver. Capable of minimum 0.5A source and minimum 1A sink-peak current to drive the upper MOSFET of the half-bridge leg. An internal resistor connected to pin 14 (SW) ensures that the pin does not floating during UVLO.
16	BST	High-Side Gate Driver for Floating Voltage Supply. Connect a bootstrap capacitor between this pin and pin 14 (SW)—fed by an internal bootstrap diode driven in-phase with the low-side gate-drive.

BLOCK DIAGRAM

Figure 1: Functional Block Diagram

FUNCTIONAL DESCRIPTION

Oscillator

The charge/discharge time of the CT capacitor determines the oscillator frequency. The voltage on the CT capacitor fluctuates between the peak threshold and valley threshold to form a triangle waveform. Figure 2 shows the detailed waveform during steady state.

Figure 2: CT Waveform and Gate Signal

The network connecting the Fset pin charges/discharges the current on the CT capacitor, as Figure 3 shows. The source current of the Fset pin controls the current

source-1 (I_{S-1}) to charge the CT capacitor. Here, the current mirror ratio inside the HR1000A is 1A/A. When a switching cycle starts, I_{S-1} charges the CT capacitor until the voltage triggers the peak threshold voltage. Then the discharge current source (I_{S-2}) with twice the source current of the Fset pin turns on. Therefore, the CT capacitor discharges with the source current of the Fset pin. When the voltage on the CT capacitor drops to the valley threshold voltage, the I_{S-2} turns off and then a new switching cycle is enabled.

Based on the block diagram shown in Figure 3, the Fset RC network functions as described:

1. Rf_{min} from the Fset pin to GND sets the maximum resistance of external RC network when the phototransistor is blocked, therefore setting the Fset minimum source current, which sets the minimum switching frequency;

Figure 3: Oscillator Block Diagram

2. Under normal operation, the phototransistor modulates the current flow through Rf_{max} to modulate the frequency for output voltage regulation. When the phototransistor is saturated, the current flow through Rf_{max} is at its maximum, setting the frequency at its maximum

3. A series RC circuit connected between Fset and GND determines the frequency shift at start-up. (Please see the soft-start section for details.)

Based on the previous principles, the following equations describe the minimum and maximum frequency:

$$f_{min} = \frac{1}{3 \cdot CT \cdot Rf_{min}}$$

$$f_{max} = \frac{1}{3 \cdot CT \cdot (Rf_{min} \parallel Rf_{max})}$$

Typically, the CT capacitance is between 0.1nF and 1nF, so the values of Rf_{min} and Rf_{max} are:

$$Rf_{min} = \frac{1}{3 \cdot CT \cdot f_{min}}$$

$$Rf_{max} = \frac{Rf_{min}}{\frac{f_{max}}{f_{min}} - 1}$$

For the CT capacitance selection, here is a note for low temperature and high switching frequency application: when the temperature is low, the source current capability of Fset pin drops a little due to the property of internal transistor circuit, which means there might be not big enough current to charge/discharge the large CT capacitor. So a small CT cap (<=330pF) is recommended for such application.

Burst-Mode Operation

Under light-load or in the absence of a load, the maximum frequency limits the resonant half-bridge switching frequency. To control the output voltage and limit power consumption, the HR1000A can enable compatible converters to operate in burst-mode to sharply reduce the average switching frequency, thus reducing the average residual magnetizing current and the associated losses.

Operating in burst-mode requires setting the Burst pin on the HR1000A; if the voltage on the Burst pin drops below 1.25V, HR1000A will shut down the HG and LG gate drive outputs, leaving only the 2V reference voltage on the Fset pin and the SS pin to retain the previous state and minimize HR1000A's power consumption. When the voltage on the Burst pin exceeds 1.25V by 50mV, HR1000A resumes normal operation.

Based on the Burst-mode operating principle, the Burst pin voltage must connect to the feedback loop. Figure 4 shows a typical circuit connect the Burst pin to the feedback signal for narrow-input–voltage range applications:

Figure 4: Bust-Mode Operation Set-Up

In addition to setting the oscillator, Rf_{max} also determines the maximum switching frequency that HR1000A operates in burst-mode. After confirming f_{max}, calculate Rf_{max} as below:

$$Rf_{max} = \frac{3}{8} \cdot \frac{Rf_{min}}{\frac{f_{max}}{f_{min}} - 1}$$

Here, f_{max} corresponds to a load point, P_{Burst}, where the peak current flow through the transformer is too low to cause audible noise.

The above introduction is based on a narrow input voltage range. As a property of the resonant circuit, input voltage also determines the switching frequency. That means the P_{Burst} has a large variance over the wide input voltage range. To stabilize P_{Burst} over the input range, use the circuit in Figure 5 to insert the input voltage signal into feedback loop.

Figure 5: Bust-mode Operation Set-up for Wide Input Voltage Range

R_{B1} and R_{B2} from Figure 5 correct against the wide input voltage range. Select both resistors based on experimental results. Note that the total resistance of R_{B1} and R_{B2} should be much bigger than R_H to minimize the effect on the BO pin voltage.

During burst-mode operation, when the load is lower than P_{Burst}, the switching frequency is clamped at the maximum frequency. Then the output voltage must rise over the set value, which would increase the current flowing through the opto-coupler. Therefore, the voltage on Rf_{max} must rise due to the increased opto-transistor current. The Burst pin voltage would then drop below 1.25V, triggering the gate signal OFF state. Until the output voltage falls below the setting value, the current flow through opto-coupler then decreases, causing the Burst pin voltage to rise. When the voltage exceeds 1.25V+100mV, the IC restarts to generate the gate signal. The IC will continue to operate in this mode under no-load or light-load to decrease average power consumption.

PFC-Disable Function

Many applications require a PFC function, making a pre-regulator widely before a resonant circuit common. Under some conditions—e.g. no-load or light load, OCP, OVP—require disabling the PFC.

Figure 6: PFC Disable Block Diagram

The HR1000A provide PFC disabling. Pull the PFC pin low for one of following conditions:

- gate-off during burst-mode (Burst<1.25V);

- OCP (CS>1.5V); input over-voltage (BO>5.5V);

- Latch pin HIGH (Latch>1.85V);

- TIMER pin voltage exceeding 2V without dropping to 0.3V; and

- over-temperature protection triggering.

Shutdown the PFC to reduce power consumption or to protect the system. Figure 7 shows the typical application circuit between the HR1000A and the PFC controller (MP44010/1 is a PFC Controller).

Figure 7: Communication Circuit between HR1000A and PFC Controller

If this function is not used, PFC pin can float.

Soft-Start Operation

For the resonant half-bridge converter, the power delivered is inversely proportional to the switching frequency. To achieve soft-start, start the switching frequency with a high value until the value is controlled by the closed loop.

The converter + HR1000A can easily achieve soft-start using an external RC series circuit as shown in Figure 8.


Figure 8: Soft-Start Block

When start-up begins, the SS voltage is 0V, so the soft-start resistor (R_{SS}) is in parallel to Rf_{min}: Rf_{ming} and R_{SS} determine the initial frequency as:

$$f_{start} = \frac{1}{3 \cdot CT \cdot (Rf_{min} || R_{ss})}$$

During start-up, the C_{SS} charges until its voltage reaches the reference–2V, and the current flow through R_{SS} drops to zero. This period takes about 5×(R_{SS}×C_{SS}). During this period, the switching frequency changes following an exponential curve: the C_{SS} charge initially decays relatively quickly but the rate progressively slows.

After this period ends, the output voltage is not still close to the setting value, so the feedback loop will take over start-up.

With soft-start, the input current increases gradually until the output voltage reaches the setting point with little overshoot.

Select the soft-start RC network as per the equations below:

$$R_{ss} = \frac{Rf_{min}}{\dfrac{f_{start}}{f_{min}} - 1}$$

$$C_{ss} = \frac{3 \cdot 10^{-3}}{R_{ss}}$$

Select an initial frequency, f_{start}, at least 4×f_{min}. Select C_{SS} as a trade-off between the desired soft-start operation and the OCP speed (see the next section for details).

Current Sensing

Figure 9 shows the current sense block diagram.

Figure 9: Current Sensing Block Diagram

There are two levels over-current protection.

The first level occurs when the CS voltage exceeds 0.8V, the comparator triggers the control logic to output a high-level control signal that turns on the transistor connecting SS and GND. Then the C_{SS} voltage drop results a sharp increase in oscillator frequency, and therefore reduces the energy transferred to the output. When the CS pin voltage drops back to 0.79V, the converter resumes normal operation with the help of the 10mV hysteresis.

Generally, the CS pin voltage continues to rise during a short circuit. The second level over-current protection triggers when the CS pin voltage rises to 1.5V. Then the IC is latched at very low consumption (residual consumption in EC table).

For two-level protection, a very large C_{SS} slows the discharge to the point that the transformer and the resonant inductor saturate and damages the secondary diode.

Figure 10: Current Sensing with a Sense Resistor

There are two types of current sensing methods: one uses a sense resistor in series with the low-side MOSFET; the other uses a lossless current-sensing network. The first method is simple but causes some unnecessary power consumption.

Calculate the sense resistor using the following equation:

$$R_S = \frac{4}{I_{Crpk}}$$

Where I_{Crpk} is the desired peak current through the primary MOSFET for the resonant capacitor at low input voltage and full load.

Since the circuit require an RC filter between the sensing resistor and CS pin, select an RC time constant at around $10/f_{min}$.


Figure 11: Current Sensing with Lossless Network

To design the lossless current sensing network, consider these two conditions:

1. R1 is smaller than several hundred ohms. The sensing network acts as a capacitive current divider. Use the equations below:

$$C1 \leq \frac{Cr}{100}$$

$$R2 = \frac{0.8 \cdot \pi}{I_{Crpk}} \cdot (1 + \frac{Cr}{C1})$$

2. R1 is ~10kΩ. The sensing network acts to divide the ripple voltage on Cr. Design for this condition as per the equations below:

$$C1 \leq \frac{Cr}{100}$$

$$R2 = \frac{0.8 \cdot \pi}{I_{Crpk}} \cdot \frac{\sqrt{R1^2 + X_{C1}^2}}{X_{Cr}}$$

Calculating the reactance of C1 and Cr at the frequency where the maximum peak resonant current occurs. Empirically, the R2 and C2 time constant is about $10/f_{min}$.

Depending on the circuit, consider the calculated value as a cut value that requires adjustments based on experimental results to meet the design target.

The OCP can limit the energy transferred from the primary to the secondary during over-load or short-circuit period. However, excessive power consumption due to high continuous currents can damage the secondary-side windings and the rectifiers. The HR1000A provides additional protection to reduce the average power consumption during OCP: When OCP triggers, the converter enters a hiccup-like protection mode that operates intermittently.

Set the maximum over-load or short circuit operating time (t_{OC}) by selecting appropriate C_{Timer} and R_{Timer}. During the first OCP level when the CS voltage exceeds 0.8V, an internal 130µA current source turns on to charge C_{Timer}. When the voltage on C_{Timer} reaches 2V, the C_{SS} voltage drops below the OCP comparator output. This forces the switching frequency to equal f_{start} to minimize the transferred energy. t_{OC} is the time for the voltage on C_{Timer} to rise

from 0V to 2V. However, there is no simple relationship between t_{OC} and C_{Timer}. Select C_{Timer} based on experimental results (based on experiments: C_{Timer} may increase operating time by 100ms).

After the voltage on C_{Timer} rises to 2V, the 130uA current source continues to charge it until the voltage reaches the shutdown threshold (3.5V). This period is approximately:

$$t_{OP} = 10^4 \cdot t_{Timer}$$

Figure 12: Delayed Shutdown and Soft-start Time Sequence

During this period, the switching frequency remains at f_{start} to limit the energy transferred. When the shutdown threshold triggers, the gate drive turns off and the 130µA current source shuts down. Then R_{Timer} slowly discharges C_{Timer}. This procedure lasts until the C_{Timer} voltage drops below 0.3V, then the IC restarts. This time period is:

$$t_{OFF} = R_{Timer} \cdot C_{Timer} \cdot \ln\frac{3.5}{0.3} \approx 2.5 R_{Timer} \cdot C_{Timer}$$

Figure 12 shows the operation's time sequence.

Latch Operation

Figure 13: Latch Function Block

The HR1000A provides a simple latch-off function through the Latch pin. Applying an external voltage >1.85V causes the IC to enter a latched shutdown. After IC is latched, its consumption drops, as shown by the residual current in the EC table. Resetting the IC requires dropping the VCC voltage below the UVLO threshold.

Input Voltage Sensing

The HR1000A can stop when the input voltage drops below a specified value, and then restarted when the input voltage goes back to normal. This function guarantees that the resonant half-bridge converter always operates within the specified input voltage range. The IC senses voltage on BO through the tap of a resistor divider connected to the rectified AC voltage or the PFC output.

Figure 14 shows the line-sensing internal block diagram.

Figure 14: Input Voltage Sensing Block

The internal 12µA current source turns on when the BO voltage drops below 1.25V, and turns off when the BO voltage exceeds 1.25V. When the BO voltage drops below 1.25V, the IC shuts down the gate drive, and consumes very little power as per the residual current in the EC table. Calculate the input-voltage resistor divider with the desired ON (Vin_{ON}) and OFF (Vin_{OFF}) input voltage as below:

$$R_H = \frac{Vin_{ON} - Vin_{OFF}}{12 \cdot 10^{-6}}$$

$$R_L = R_H \cdot \frac{1.25}{Vin_{OFF} - 1.25}$$

For additional protection, when the BO voltage exceeds the internal 5.5V clamp voltage, the IC will shutdown. When the BO voltage is between 1.25V and 5.5V, the IC will restart.

High-Side Gate Driver

The external BST capacitor provides energy to the high-side gate driver. An integrated bootstrap diode charges this capacitor through VCC. This diode simplifies the external driving circuit for the high-side switch, allowing the BST capacitor to charge when the low side MOSFET is on.

To provide enough gate driver energy and considering the BST capacitor charge time, use a 100nF-to-1µF capacitor for the BST capacitor.


Figure 15: High-Side Gate Driver

Low-Side Gate Drive

The LG pin provides the gate driver signal for the low-side MOSFET. The maximum absolute rating table shows that the maximum LG pin voltage is 16V. Under some conditions, a large voltage spike occurs on the LG pin due to oscillations from the long gate-driver wire, the MOSFET parasitic capacitance, and the small gate-driver resistor. This voltage spike is dangerous to the LG pin, so add a 15V Zener diode close to the LG and GND pins.


Figure 16: Low-Side Gate Driver

Layout Guideline

PCB layout is critical to the circuit normal operation, EMI performance, surge and thermal. So designer must pay attention to the layout guide as follows:

1) The loop of the main power flow should be as short as possible, and the wire should be as wide as possible.

2) Separate the power GND from the signal GND, try to connect the two GND at the minus of bulky capacitor.

3) The peripheral components from pin 1 to pin 8 shall be placed as close as possible to the corresponding pin.

4) The feedback wire from opto-coupler shall be rooted as close as possible to the IC and be far away from hot spot, like SW, HG etc.

Figure 17: Key Notes for Layout Guideline

Design Example

A 90W adatptor is designed with beow specifications:

Input AC voltage	90-265VAC
Output voltage	19V
Output current	4.7A

Figure 18 shows the detailed application schematic. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section.

Figure 18: Design Example for 19V/4.7A Output

FLOW CHART

START

VCC capacitor is charged through pull-up resistor

VCC>10.5V — N

Y

Soft Start

Normal Operation switching frequency is modulated by I$_{Fset}$

Latched Shutdown

Monitor LATCH

LATCH>1.85V — N

Y

1. Latch off the switching pulse
2. Soft start capacitor fully discharged
3. PFC pin pulled low

VCC<6.4V — N

Y

OCP

Monitor CS

CS>0.8V

1. Increase the switching frequency
2. Soft start capacitor begin to discharge
3. TIMER capacitor is charged by an internal 150uA current source

CS>1.5V — N

Y

1. Latch off the switching pulse
2. Soft start capacitor fully discharged
3. PFC pin pulled low

VCC<6.4V — N

Y

OCP

Monitor TIMER

TIMER>2V — N

1. Switching frequency is pushed to maximum value
2. Soft start capacitor fully discharge
3. TIMER capacitor is charged by an internal 150uA current source
4 PFC pin pulled low

TIMER>3.5V — N

Y

1. Stop the switching pulse
2. Soft start capacitor fully discharged
3. TIMER capacitor discharged by external resistor
4. PFC pin pulled low

TIMER<0.3V — N

Y

OTP

Monitor Thermal

>10°C — N

1. Stop the switching pulse
2. Soft start capacitor fully discharged
3. PFC pin pulled low

<120°C — N

Y

Brown-out

Monitor BO

BO>4.7V or BO<1.25V

1. Stop the switching pulse
2. Soft start capacitor fully discharged

1.25V<BO<6V — N

Y

UVLO

Monitor VCC

VCC<8V

Y

1. Stop the switching pulse
2. Soft start capacitor fully discharged

VCC>12V

Y

Burst Mode

Monitor Burst

Burst<1.25V

Y

1. Stop the switching pulse
2. PFC pin pulled low

Burst>1.3V — N

Y

1. Resume the switching pulse
2. PFC pin pulled high

TYPICAL WAVEFORMS

PACKAGE INFORMATION

SOIC16

TOP VIEW

0.386(9.80)
0.394(10.00)

16   9

PIN 1 ID

0.150
(3.80)
0.157
(4.00)

0.228
(5.80)
0.244
(6.20)

1   8

RECOMMENDED LAND PATTERN

0.024(0.61)   0.050(1.27)

0.063
(1.60)

0.213
(5.40)

FRONT VIEW

0.013(0.33)
0.020(0.51)

0.050(1.27)
BSC

0.053(1.35)
0.069(1.75)
SEATING PLANE

0.004(0.10)
0.010(0.25)

SIDE VIEW

SEE DETAIL "A"

0.0075(0.19)
0.0098(0.25)

DETAIL "A"

0.010(0.25)
0.020(0.50) x 45°

GAUGE PLANE
0.010(0.25) BSC

0°-8°

0.016(0.41)
0.050(1.27)

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN
   BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
   PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
   OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
   SHALL BE 0.004" INCHES MAX.
5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AC.
6) DRAWING IS NOT TO SCALE.