

# MP5002

3.3V, 1A-3A Programmable Current Limit Switch

The Future of Analog IC Technology

## DESCRIPTION

The MP5002 is a protection device designed to protect circuitry on the output ( $V_{OUT}$ ) from transients on the input ( $V_{IN}$ ). It also protects  $V_{IN}$  from undesired shorts and transients coming from the load.

At start up, inrush current is limited by limiting the slew rate at  $V_{OUT}$ . The slew rate is controlled by a small capacitor at the dv/dt pin. The dv/dt pin has an internal circuit that allows the customer to float this pin (no connect) and still receive a 1.1ms ramp time at  $V_{OUT}$ .

The max load at the output  $(V_{OUT})$  is current limited. This is accomplished by utilizing a sense FET topology. The magnitude of the current limit is controlled by an external resistor connected between the I<sub>LIMIT</sub> pins.

An internal charge pump drives the gate of the power device, allowing a very low on-resistance DMOS power FET of just  $44m\Omega$ .

 $V_{OUT}$  is protected from  $V_{IN}$  being too low or too high. Under Voltage Lockout (UVLO) assures that the input is above the minimum operating threshold, before the power device is turned on. If  $V_{IN}$  goes above the high output threshold, the output voltage will be limited.

# **FEATURES**


- Integrated 44mΩ Power FET
- Enable/Fault Pin
- Adjustable Slew Rate for Output Voltage
- Adjustable Current Limit: 1A-3A
- Thermal Protection
- Over Voltage Limit

## APPLICATIONS

- Hot Swap
- PC Cards
- Cell Phones
- Laptops

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION






#### ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T <sub>A</sub> )	
MP5002DQ	QFN10 (3x3)	3H	-40°C to +85°C	

\* For Tape & Reel, add suffix -Z (e.g. MP5002DQ-Z);

For RoHS compliant packaging, add suffix -LF; (eg. 5002DQ-LF-Z)

### PACKAGE REFERENCE



# ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN</sub> , V <sub>OUT</sub> , I <sub>LIMIT</sub> dv/dt, ENABLE/FAULT Continuous Power Diss	(T <sub>A</sub>	= +25°C)	6V ) <sup>(2)</sup>	
Storage Temperature Junction Temp		65°C		°C

#### **Recommended Operating Conditions**

Input Voltage Operating Range......2.5V to 4V Operating Junct. Temp (T<sub>J</sub>).....-40°C to +125°C

# Thermal Resistance <sup>(3)</sup>

Notes:

Exceeding these ratings may damage the device. 1) 2)

The maximum allowable power dissipation is a function of the maximum junction temperature TJ(MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)- $T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.

 $\theta_{JA}$ 

θյς

Measured on JESD51-7 4-layer board. 3)



#### **ELECTRICAL CHARACTERISTICS**

Parameters	Symbol	Condition	Min	Тур	Max	Units
Power FET						
Delay Time	t <sub>DLY</sub>	Enabling of chip to $I_D$ =100mA with a 12 $\Omega$ resistive load		0.2		ms
ON Resistance (4)	$R_{DSon}$			44 95	82	mΩ
Off State Output Voltage	V <sub>OFF</sub>	Enable=0V, $R_L$ =500 $\Omega$			120	mV
Thermal Latch	1					
Shutdown Temperature	T <sub>SD</sub>			175		°C
Under/Over Voltage Protection						
Output Clamping Voltage	V <sub>CLAMP</sub>	Overvoltage Protection $V_{IN} = 6V$	4	4.5	5.0	V
Under Voltage Lockout	$V_{\text{UVLO}}$	Turn on, Voltage going high	2.15	2.35	2.5	V
Under Voltage Lockout (UVLO) Hysteresis	V <sub>HYST</sub>			100		mV
Current Limit	•					
Short Circuit Current Limit <sup>(4)</sup> (Hold Current)	I <sub>LIM</sub>	R <sub>LIMIT</sub> =24Ω	1.2	1.55	1.9	A
Trip Current	I <sub>LIM-OL</sub>	R <sub>LIMIT</sub> =24Ω		2.5		Α
dv/dt Circuit						
Rise Time	Tr	Float dv/dt pin, Note 5	0.64	1.1	2.0	ms
Enable/Fault						
Low Level Input Voltage	VIL	Output Disabled			0.5	V
Intermediate Level Input Voltage	V <sub>I (INT)</sub>	Thermal Fault, Output Disabled	0.8	1.4	2.0	V
High Level Input Voltage	VIH	Output Enabled	2.5			V
High State Maximum Voltage	V <sub>I (MAX)</sub>			3.25		V
Low Level Input Current (Sink)	In.	V <sub>ENABLE</sub> =0V		-28	-50	μA
Maximum Fanout for Fault Signal		Total number of chips that can be connected for simultaneous shutdown			3	Units
Maximum Voltage on Enable Pin	V <sub>MAX</sub>	Note 6			V <sub>IN</sub>	V
Total Device				•		
		Device Operational		1.5	2.0	m۸
Bias Current	I <sub>BIAS</sub>	Thermal Shutdown		0.9		- mA
Minimum Operating Voltage for UVLO	V <sub>MIN</sub>	Enable<0.5V			2.0	V

Notes:

4) Guaranteed by design.

5) Measured from 10% to 90%.

6) Maximum Input Voltage to be≤6.0V if  $V_{IN} \ge 6.0V$ . Maximum Input Voltage to be  $V_{IN}$  if  $V_{IN} \le 6.0V$ .




## **PIN FUNCTIONS**


Pin #	Name	Description
1-5	This pin is the V <sub>OUT</sub> of the internal power FET and the output terminal of the IC.	
6 +ILIMIT A resistor between these pins sets the overload		A resistor between these pins sets the overload and short circuit current limit levels.
7	-ILIMIT	A resistor between these pins sets the overload and short circuit current limit levels.
8 Enable/Fault output of the device by floating the pin, or disable the chip by pulling it to (using an open drain or open collector device). If a thermal fault occurs, the on this pin will go to an intermediate state to signal a monitoring circuit that the is in thermal shutdown.   9 dv/dt The internal dv/dt circuit controls the slew rate of the output voltage at turn o an internal capacitor that allows it to ramp up over the period of 1.1ms. An capacitor can be added to this pin to increase the ramp time. If an additio delay is not required, this pin should be left open.		on this pin will go to an intermediate state to signal a monitoring circuit that the device
		The internal dv/dt circuit controls the slew rate of the output voltage at turn on. It has an internal capacitor that allows it to ramp up over the period of 1.1ms. An external capacitor can be added to this pin to increase the ramp time. If an additional time delay is not required, this pin should be left open.
		Negative Input Voltage to the Device. This is used as the internal reference for the IC.
		Positive input voltage to the device (Exposed Pad).



## **TYPICAL PERFORMANCE CHARACTERISTICS**









www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2010 MPS. All Rights Reserved.







## **BLOCK DIAGRAM**





#### **CURRENT LIMIT**

The desired current limit is a function of the external current limit resistor.

# Table 1—Current Limit vs. Current Limit Resistor $(V_{IN}=3.3V)$

	•			
Current Limit Resistor (Ω)	13	24	50	100
Trip Current (A)	3.90	2.50	1.70	1.37
Hold Current (A)	2.99	1.55	0.74	0.37

When the part is active, if load reaches trip current (minimum threshold current triggering overcurrent protection) or a short is present, the part switches into to a constant-current (hold current) mode. Part will be shutdown only if the overcurrent condition stays long enough to trigger thermal protection.

However, when the part is powered up by  $V_{CC}$  or EN, the load current should be smaller than hold current. Otherwise, the part can't be fully turned on.

In a typical application using a current limit resistor of  $24\Omega$ , the trip current will be 2.5A and the hold current will be 1.55A. If the device is in its normal operating state and passing 1.5A it will need to dissipate only 99mW with the very low on resistance of  $44m\Omega$ . For the package dissipation of 50°C/Watt, the temperature rise will only be + 5°C. Combined with a 25°C ambient, this is only 30°C total package temperature.

During a short circuit condition, the device now has 3.3V across it and the hold current clamps at 1.55A and therefore must dissipate 5W. At 50°C/watt, if uncontrolled, the temperature would rise above the thermal protection threshold (+175°C) and the device will shutdown to cause the temperature to drop.

Proper heat sink must be used if the device is intended to supply the hold current and not shutdown. Without a heat sink, hold current should be maintained below 909mA at + 25°C and below 545mA at +85°C to prevent the device from activating the thermal shutdown feature.



#### **RISE TIME**


The rise time is a function of the capacitor (Cdv/dt) on the dv/dt pin.

Table	2-Rise	Time vs.	Cdv/dt	

Cdv/dt	none	50pF	500pF	1nF
Rise Time (TYPICAL) (ms)	1.1	2.2	12.3	23.5

\* Notes: Rise Time =  $K_{RT}$ \*(50pF+C<sub>dv/dt</sub>),  $K_{RT}$  =22E6

The "rise time" is measured by from 10% to 90% of output voltage.



#### FAULT AND ENABLE PIN

The Enable/Fault Pin is a Bi-Directional three level I/O with a weak pull up current (25uA typical). The three levels are low, mid and high. It functions to enable/disable the part and to relay Fault information.

Enable pin as an input:

- 1. Low and mid disable the part.
- 2. Low, in addition to disabling the part, clears the fault flag.
- 3. High enables the part (if the fault flag is clear).

Enable pin as an output:

- The pull up current may (if not over ridden) allow a "wired nor" pull up to enable the part.
- 2. An under voltage will cause a low on the enable pin, and will clear the fault flag.
- 3. A thermal fault will cause a mid level on the enable pin, and will set the fault flag.

The Enable/Fault line must be above the mid level for the output to be turned on.



The fault flag is an internal flip-flop that can be set or reset under various conditions:

- 1. Thermal Shutdown: set fault flag
- 2. Under Voltage: reset fault flag
- 3. Low voltage on Enable/Fault pin: reset fault flag
- 4. Mid voltage on Enable/Fault pin: no effect
- 5. Under a fault, the Enable/Fault pin is driven to the mid level.

There are 4 types of faults, and each fault has a direct and indirect effect on the Enable/Fault pin and the internal fault flag. In a typical application where there are multiple MP5002 chips in a system, the enable/fault lines are typically connected together.

Fault description	Internal action	Effect on Fault Pin	Effect on Flag	Effect on secondary Part
Short/over current	Limit current	none	none	none
Under Voltage	Output is turned off	Internally drives Enable/Fault pin to Logic low	Flag is reset	Secondary part output is disabled, and fault flag is reset.
Over Voltage	Limit output voltage	None	None	None
Thermal Shutdown	Shutdown part. The part is latched off until a UVLO or externally driven to ground.	Internally drives Enable/Fault pin to mid level	Flag is Set	Secondary part output is disabled.

#### Table 3—Fault Function Influence in Application

#### UNDER VOLTAGE LOCK OUT OPERATION

If the supply (input) is below the UVLO threshold, the output is disabled, and the fault line is driven low. When the supply goes above the UVLO threshold, the output is enabled and the fault line is released. When the fault line is released it will be pulled high by a 25uA current  $V_{OUT}$ . No external pull up resistor is required. In addition, the pull up voltage is limited to 5 volts.

#### THERMAL PROTECTION


When thermal protection is triggered, the output is disabled and the fault line is driven to the mid level. The thermal fault condition is latched (meaning the fault flag is set), and the part will remain latched off until the fault (enable) line is brought low. Cycling the power below the UVLO threshold will also reset the fault flag.



#### PCB LAYOUT


PCB layout is very important to achieve stable operation. Please follow these guidelines and take below figure for reference.

Place Rlimit close to Ilimit pin, Cdv/dt close to dv/dt pin and input cap close to VIN (Exposed Pad). Keep the N/C pin float. Put vias in thermal pad and ensure enough copper area near VIN and VOUT to achieve better thermal performance.





## **PACKAGE INFORMATION**



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.