### SN74LV8151 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPL

**NT OR PW PACKAGE** 

SCES610 - OCTOBER 2004

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 15 ns at 5 V
- Schmitt-Trigger Inputs Allow for Slow Input Rise/Fall Time
- **Polarity Control for Y Outputs Selects True** or Complementary Logic
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $>2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$
- Ioff Supports Partial-Power-Down Mode Operation
- **Supports Mixed-Mode Voltage Operation on All Ports**
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### (TOP VIEW) 24 🛮 V<sub>CC</sub> T/C 23 P Α 🛮 В 🛮 3 22 N 21 Y1 D1 | 4 20 TY2 D2 | 5 рз Г 6 19 **∏** Y3 D4 🛮 7 18 **∏** Y4 17 Y5 D5 🛮 8 D6 🛮 9 16 Y6 15 **∏** Y7 D7 **∏** 10 D8 [] 11 14 Y8 GND 12 13 OE

#### description/ordering information

The SN74LV8151 is a 10-bit universal Schmitt-trigger buffer with 3-state outputs, designed for 2-V to 5.5-V  $V_{CC}$ operation. The logic control  $(T/\overline{C})$  pin allows the user to configure Y1 to Y8 as noninverting or inverting outputs. When  $T/\overline{C}$  is high, the Y outputs are noninverted (true logic), and when  $T/\overline{C}$  is low, the Y outputs are inverted (complementary logic).

When output-enable  $(\overline{OE})$  input is low, the device passes data from Dn to Yn. When  $\overline{OE}$  is high, the Y outputs are in the high-impedance state. The path A to P is a simple Schmitt-trigger buffer, and the path B to N is a simple Schmitt-trigger inverter.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  $\sf V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – NT	Tube	SN74LV8151NT	SN74LV8151NT
-40°C to 85°C		Tube	SN74LV8151PW	17/04/24
	TSSOP – PW	Tape and reel	SN74LV8151PWR	LV8151

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLES**

INPUT A	OUTPUT P
L	L
Н	Н

INPUT B	OUTPUT N
L	Н
Н	L

	INPUTS		OUTPUT
OE	T/C	D	Υ
L	L	L	Н
L	L	Н	L
L	Н	L	L
L	Н	Н	Н
Н	Χ	Χ	Z

## logic diagram



## SN74LV8151 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

SCES610 - OCTOBER 2004

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$V_{CC} + 0.5 V$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–20 MA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): NT package	
(see Note 4): PW package	88°C/W
Storage temperature range, T <sub>stg</sub> –65	5°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-3.
- 4. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN74LV8151 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

SCES610 - OCTOBER 2004

#### recommended operating conditions (see Note 5)

			VCC	MIN	MAX	UNIT	
VCC	Supply voltage			2	5.5	V	
			2 V	1.5			
\ ,	High level incut valte as		2.3 V to 2.7 V	$V_{CC} \times 0.7$		V	
$V_{IH}$	Supply voltage		V				
			4.5 V to 5.5 V	$V_{CC} \times 0.7$			
			2 V		0.5		
V	Law lawal input valtage		2.3 V to 2.7 V		$V_{CC} \times 0.3$	V	
VIL	High-level input voltage  Low-level input voltage  Input voltage Output voltage  High or low state 3-state  High-level output current  Low-level output current  T/C, OE inputs	3 V to 3.6 V		$V_{CC} \times 0.3$	V		
			4.5 V to 5.5 V		$V_{CC} \times 0.3$		
$V_{I}$	Input voltage			0	5.5	V	
\/ -	Outrout valtage	High or low state		0	VCC	V	
VO	Output voltage	3-state		0	5.5	V	
			2 V		-50	μΑ	
			2.3 V to 2.7 V		-2		
ЮН	High-level output current		3 V to 3.6 V		-6	mA	
		3-state  T/C, OE inputs	4.5 V to 5.5 V		-12		
			2 V		50	μΑ	
	Law law law at a war at		2.3 V to 2.7 V		2		
lOL	Low-level output current		3 V to 3.6 V		6	mA	
			4.5 V to 5.5 V		12		
			2.3 V to 2.7 V		200		
		T/C, OE inputs	3 V to 3.6 V		100	ns/V	
44/4	land the solition via a sufall vata		4.5 V to 5.5 V		20		
Δt/Δν	input transition rise or fall rate		2.3 V to 2.7 V		4		
		A, B, D inputs	3 V to 3.6 V		3	ms/V	
			4.5 V to 5.5 V		2		
TA	Operating free-air temperature			-40	85	°C	

NOTES: 5. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74LV8151 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS SCES610 - OCTOBER 2004

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT	
V <sub>T+</sub>		2.5 V			1.75		
Positive-going input	A, B, and D inputs	3.3 V			2.31	V	
threshold voltage		5 V			3.5		
V <sub>T</sub> _ Negative-going input		2.5 V	0.75				
Negative-going input	A, B, and D inputs	3.3 V	0.99			V	
threshold voltage		5 V	1.5				
ΔVΤ		2.5 V	0.25		1		
Hysteresis	A, B, and D inputs	3.3 V	0.33		1.32	V	
$(V_{T+} - V_{T-})$		5 V	0.5		2		
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> – 0.1				
V <sub>ОН</sub>	$I_{OH} = -2 \text{ mA}$	2.3 V	2			٧	
VOH	I <sub>OH</sub> = -6 mA	3 V	2.48				
	I <sub>OH</sub> = -12 mA	4.5 V	3.8				
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1		
<b>.</b> ,	I <sub>OL</sub> = 2 mA	2.3 V			0.4	.,	
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44	V	
	I <sub>OL</sub> = 12 mA	4.5 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ	
Icc	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			20	μΑ	
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0			5	μΑ	
		3.3 V		3		_	
Ci	$V_I = V_{CC}$ or GND	5 V		3		pF	
	V V 0ND	3.3 V		5		_	
Co	VO = VCC or GND	5 V		5		pF	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C	MIN	MAX	UNIT		
FANAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	IVIIIV	IVIAA	ONIT		
	A or B	P or N		22	1	45			
<sup>t</sup> pd	D	V	C <sub>L</sub> = 15 pF	23	1	49	ns		
·	T/C	Y		C <sub>I</sub> = 15 pF	Y   C <sub>I</sub> = 15 pF	24	1	50	
t <sub>en</sub>	ŌĒ	Υ		12	1	25	ns		
<sup>t</sup> dis	ŌĒ	Υ		11	1	20	ns		
	A or B	P or N		26	1	52			
<sup>t</sup> pd	D	V		28	1	57	ns		
	T/C	Y	C <sub>L</sub> = 50 pF	29	1	58			
t <sub>en</sub>	ŌE	Υ	- 5L 00 p.	15	1	30	ns		
<sup>t</sup> dis	ŌĒ	Υ		15	1	26	ns		



## SN74LV8151 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

SCES610 - OCTOBER 2004

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C		B. A. W.				
	(INPUT)	(OUTPUT)	CAPACITA NCE	TYP	MIN	MAX	UNIT			
	A or B	P or N		14	1	26				
<sup>t</sup> pd	D	Υ	C <sub>L</sub> = 15 pF	ĺ	7 I		15	1	29	ns
	T/C	Y		16	1	30				
t <sub>en</sub>	OE	Υ		9	1	16	ns			
<sup>t</sup> dis	ŌE	Υ		8	1	14	ns			
	A or B	P or N		17	1	32				
t <sub>pd</sub>	D	V		18	1	34	ns			
ρ	T/C	Υ	C <sub>L</sub> = 50 pF	20	1	36				
t <sub>en</sub>	ŌE	Υ		11	1	20	ns			
<sup>t</sup> dis	ŌĒ	Υ		11	1	18	ns			

# switching characteristics over recommended operating free-air temperature range, $V_{\hbox{CC}}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C		B. A. W.	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITA NCE	TYP	MIN	MAX	UNIT
	A or B	P or N		9	1	15	
<sup>t</sup> pd	D	V	C <sub>L</sub> = 15 pF	10	1	16	ns
·	T/C	Υ		11	1	17	
t <sub>en</sub>	ŌĒ	Υ		6	1	10.5	ns
<sup>t</sup> dis	ŌĒ	Υ	]	6	1	10	ns
	A or B	P or N		11	1	18	
<sup>t</sup> pd	D	V	Y	12	1	20	ns
·pu	T/C	Υ		13	1	21	
t <sub>en</sub>	ŌĒ	Y		8	1	12.5	ns
<sup>t</sup> dis	ŌĒ	Υ		8	1	11.5	ns

## noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ (see Note 6)

	DADAMETED	T <sub>A</sub> = 25°C			
	PARAMETER		TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.6		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.6		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 6: Characteristics are for surface-mount packages only.




## SN74LV8151 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS SCES610 - OCTOBER 2004

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
C . Dower dissination consistence	C <sub>I</sub> = No load, f = 1 MHz	3.3 V	15	PF	
Cpd	Power dissipation capacitance	$C_L = No load, f = 1 MHz$	5 V	16	þΓ

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 8-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV8151DGVR	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8151	Samples
SN74LV8151DW	LIFEBUY	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8151	
SN74LV8151DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8151	Samples
SN74LV8151PW	LIFEBUY	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8151	
SN74LV8151PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8151	Samples
SN74LV8151PWRE4	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8151	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

www.ti.com 8-Sep-2023


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	SN74LV8151DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
	SN74LV8151DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
	SN74LV8151PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing Pin		SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV8151DGVR	TVSOP	DGV	24	2000	356.0	356.0	35.0	
SN74LV8151DWR	SOIC	DW	24	2000	350.0	350.0	43.0	
SN74LV8151PWR	TSSOP	PW	24	2000	356.0	356.0	35.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV8151DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LV8151PW	PW	TSSOP	24	60	530	10.2	3600	3.5

#### DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated