

FDS6994S

Dual Notebook Power Supply N-Channel PowerTrench® SyncFet™

General Description

The FDS6994S is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6994S contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.

Features


 Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode


8.2A, 30V
$$R_{DS(on)} = 15 \text{ m}\Omega$$
 @ $V_{GS} = 10V$ $R_{DS(on)} = 17.5 \text{ m}\Omega$ @ $V_{GS} = 4.5V$

 Q1: Optimized for low switching losses Low gate charge (85.5 nC typical)

6.9A, 30V
$$R_{DS(on)} = 21 \ m\Omega \ @ \ V_{GS} = 10V$$

$$R_{DS(on)} = 26 \ m\Omega \ @ \ V_{GS} = 4.5V$$





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Q2	Q1	Units
V _{DSS}	Drain-Source Voltage		30	30	٧
V _{GSS}	Gate-Source Voltage		±16	±16	V
I _D	Drain Current - Continuous	(Note 1a)	8.2	6.9	Α
	- Pulsed		30	20	
P _D	Power Dissipation for Dual Operation		2		W
	Power Dissipation for Single Operation	(Note 1a)	1.6	3	
		(Note 1b)	1		
		(Note 1c)	0.9)	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150		°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape width	Quantity
FDS6994S	FDS6994S	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ $V_{GS} = 0 \text{ V}, I_D = 250 \text{ uA}$	Q2 Q1	30 30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 1$ mA, Referenced to 25°C $I_D = 250 \mu$ A, Referenced to 25°C	Q2 Q1		23 24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q2 Q1			500 1	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0 \text{ V}$	All			±100	nA
On Cha	racteristics (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$\begin{split} V_{DS} &= V_{GS}, \ I_D = 1 \ mA \\ V_{DS} &= V_{GS}, \ I_D = 250 \ \mu A \end{split}$	Q2 Q1	1	1.5 1.9	3	٧
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C I_D = 250 uA, Referenced to 25°C	Q2 Q1		-2 -5		mV/°C
RDS(on)	Static Drain-Source On-Resistance	$\begin{array}{l} V_{GS} = 10 \text{ V}, I_D = 8.2 \text{A} \\ V_{GS} = 10 \text{ V}, I_D = 8.2 \text{ A}, T_J = 125 ^{\circ}\text{C} \\ V_{GS} = 4.5 \text{ V}, I_D = 7.6 \text{ A} \end{array}$	Q2		10 15 11	15 24 17.5	mΩ
		$\begin{array}{l} V_{GS} = 10 \; V, \; I_D = 6.9 \; A \\ V_{GS} = 10 \; V, \; I_D = 6.9 \; A, \; T_J = 125 ^{\circ}C \\ V_{GS} = 4.5 \; V, \; I_D = 6.2 \; A \end{array}$	Q1		16 24 19	21 33.5 26	
$I_{D(on)}$	On-State Drain Current	$V_{\text{GS}} = 10 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	Q2 Q1	30 20			Α
g FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_D = 8.2 \text{ A}$ $V_{DS} = 10 \text{ V}, I_D = 6.9 \text{ A}$	Q2 Q1	42 41			S
Dynami	c Characteristics						
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	Q2 Q1		2815 800		pF
Coss	Output Capacitance		Q2 Q1		540 205		pF
C _{rss}	Reverse Transfer Capacitance		Q2 Q1		210 90		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$	Q2 Q1		2.8 2.6	4.9 4.6	Ω

Electrical Characteristics (continued) $T_{\Delta} = 25$ °C unless otherwise noted **Symbol** Min **Parameter Test Conditions Type** Typ Max Units Switching Characteristics (Note 2) $t_{\text{d(on)}} \\$ Turn-On Delay Time $V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A},$ Q2 11 20 ns $V_{GS} = 10V, R_{GEN} = 6 \Omega$ Q1 20 11 t_r Turn-On Rise Time Q2 8 16 ns Q1 7 14 Turn-Off Delay Time Q2 50 80 ns $t_{d(off)}$ Q1 27 43 $t_{\rm f}$ Turn-Off Fall Time 17 31 Q2 ns Q1 4 8 Q_{a} Total Gate Charge Q2: Q2 25 35 nC $V_{\text{DS}} = 15 \; V, \; I_{\text{D}} = 7.9 \; A, \; V_{\text{GS}} = 5 \; V$ 8 Q1 12 Q_{gs} Gate-Source Charge Q2 6 nC Q1 3 $V_{DS} = 15 \text{ V}, I_{D} = 6.5 \text{ A}, V_{GS} = 5 \text{ V}$ Q_{gd} Gate-Drain Charge пC Q2 7 Q1 3 **Drain-Source Diode Characteristics and Maximum Ratings** Maximum Continuous Drain-Source Diode Forward Current Q2 2.3 Α Q1 1.3 $I_F = 8.2 A$ Q2 Reverse Recovery Time 25 ns t_{RR} Q_{RR} $d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$ (Note 3) Reverse Recovery Charge 19 пC Q2 Reverse Recovery Time I_F = 6.9 A. 23 ns t_{RR} $d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ (Note 3) Q_{RR} Reverse Recovery Charge 10 nC V_{SD} 0.4 ٧ Drain-Source Diode Forward $V_{GS} = 0 \text{ V}, I_{S} = 2.3 \text{ A}$ Q2 $V_{GS} = 0 \text{ V}, I_{S} = 1.3 \text{ A}$ 0.53 1.2 Voltage Q1 (Note 2)

Notes

 R_{8,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8,C} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in² pad of 2 oz copper



125°C/W when mounted on a 0.02 in² pad of 2 oz copper



135°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
- $\textbf{3.} \ \mathsf{See} \ \mathsf{``SyncFET} \ \mathsf{Schottky} \ \mathsf{body} \ \mathsf{diode} \ \mathsf{characteristics''} \ \mathsf{below}.$

Typical Characteristics for Q2




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics for Q2






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Typical Characteristics for Q1




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics Q1








Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Typical Characteristics (continued) This section copied from FDS6984S datasheet

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 22 shows the reverse recovery characteristic of the FDS6994S.




Figure 22. FDS6994S SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 23 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6690A).




Figure 23. Non-SyncFET (FDS6690A) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 24. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SILENT SWITCHER® ACEx™ FACT Quiet Series™ OCX^{TM} UniFET™ $\mathsf{UltraFET}^{\circledR}$ ActiveArray™ GlobalOptoisolator™ $OCXPro^{TM}$ SMART START™ OPTOLOGIC[®] GTO™ SPM™ VCX™ Bottomless™ Build it Now™ HiSeC™ OPTOPLANAR™ Stealth™ Wire™ CoolFET™ I²C™ $\mathsf{PACMAN^{TM}}$ SuperFET™ SuperSOT™-3 i-Lo™ POP™ CROSSVOLT™ DOME™ $ImpliedDisconnect^{\mathsf{TM}}$ Power247™ SuperSOT™-6 EcoSPARK™ IntelliMAX™ PowerEdge™ SuperSOT™-8 E²CMOS™ ISOPLANAR™ PowerSaver™ SyncFET™ EnSigna™ LittleFET™ PowerTrench® ТСМ™ $\mathsf{MICROCOUPLER}^{\mathsf{TM}}$ QFET® FACT™ TinyBoost™ $\mathsf{FAST}^{\circledR}$ QS™ TinyBuck™ MicroFET™ . TinyPWM™ FASTr™ MicroPak™ QT Optoelectronics™ FPS™ MICROWIRE™ Quiet Series™ TinyPower™ $\mathsf{TinyLogic}^{\mathbb{R}}$ $RapidConfigure^{\intercal_{M}}$ FRFET™ MSX^{TM} MSXPro™ RapidConnect™ TINYOPTO™ SerDes™ TruTranslation™ Across the board. Around the world.™ The Power Franchise® UHC™ ScalarPump™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.