
TDA7491MV



25 W mono BTL class-D audio amplifier

Datasheet - production data



Features

- 20 W continuous output power: R_L = 8 Ω, THD = 10% at V_{CC} = 18 V
- 25 W continuous output power: R_L = 6 Ω, THD = 10% at V_{CC} = 16 V
- Wide range single supply operation (5 V 18 V)
- High efficiency (η = 90%)
- Four selectable, fixed gain settings of nominally 20 dB, 26 dB, 30 dB and 32 dB
- Differential inputs minimize common-mode noise
- Filterless operation
- No 'pop' at turn-on/off
- · Standby and mute features
- Short-circuit protection
- Thermal overload protection
- · Externally synchronizable

Description

The TDA7491MV is a mono BTL class-D audio amplifier with single power supply designed for LCD TVs and monitors.

Thanks to the high efficiency and an exposed-pad-down (EPD) package no heatsink is required.

Furthermore, the filterless operation allows a reduction in the external component count.

The TDA7491MV is pin to pin compatible with the TDA7491P, TDA7491LP and TDA7491HV for the left channel.

Table 1. Device summary

Order code	Order code Operating temp. range		Packaging	
TDA7491MV13TR	- 40 to 85 °C	PowerSSO-36 EPD	Tape and reel	

Contents TDA7491MV

Contents

1	Devi	ce block diagram 5
2	Pin o	description
	2.1	Pin out
	2.2	Pin list
3	Elec	trical specifications 8
	3.1	Absolute maximum ratings
	3.2	Thermal data
	3.3	Electrical specifications 8
4	Cha	racterization curves11
	4.1	Test board
5	Pacl	kage mechanical data
6	Арр	lications circuit
	6.1	Compatibility with TDA7491 stereo BTL family
7	Арр	lication information
	7.1	Mode selection
	7.2	Gain setting
	7.3	Input resistance and capacitance
	7.4	Internal and external clocks
		7.4.1 Master mode (internal clock)
		7.4.2 Slave mode (external clock)
	7.5	Filterless modulation
	7.6	Output low-pass filter
	7.7	Protection function
	7.8	Diagnostic output
	7.9	Heatsink requirements
8	Revi	sion history



TDA7491MV List of tables

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin description list	
Table 3.	Absolute maximum ratings	. 8
Table 4.	Thermal data	. 8
Table 5.	Electrical specifications	. 8
Table 6.	PowerSSO-36 EPD dimensions	18
Table 7.	Mode settings	20
Table 8.	Gain settings	21
Table 9.	How to set up SYNCLK	22
Table 10.	Document revision history	27



List of figures TDA7491MV

List of figures

Figure 1.	Internal block diagram	5
Figure 2.	Pin connection (top view, PCB view)	6
Figure 3.	Output power vs. supply voltage	. 11
Figure 4.	THD vs output power (1 kHz)	. 11
Figure 5.	THD vs. output power (100 Hz)	. 12
Figure 6.	THD vs. frequency	. 12
Figure 7.	Frequency response	. 12
Figure 8.	FFT (0 dB)	. 13
Figure 9.	FFT (-60 dB)	. 13
Figure 10.	Closed-loop gain vs. frequency	. 13
Figure 11.	Power dissipation and efficiency vs. output power	. 14
Figure 12.	Attenuation vs. mute voltage	. 14
Figure 13.	Current consumption vs. voltage on pin STBY	. 14
Figure 14.	Attenuation vs. voltage on pin STBY	. 15
Figure 15.	Power supply rejection ratio vs. frequency	. 15
Figure 16.	Test board (TDA7491HV) layout	. 16
Figure 17.	PowerSSO-36 EPD outline drawing	. 17
Figure 18.	Applications circuit for class-D amplifier	. 19
Figure 19.	Standby and mute circuits	. 20
Figure 20.	Turn-on/off sequence for minimizing speaker "pop"	. 20
Figure 21.	Device input circuit and frequency response	. 21
Figure 22.	Master and slave connection	. 22
Figure 23.	Unipolar PWM output	. 23
Figure 24.	Typical LC filter for a 8 Ω speaker	. 24
Figure 25.	Typical LC filter for a 4 Ω speaker	. 24
Figure 26.	Behavior of pin DIAG for various protection conditions	. 25
Figure 27	Power denating curves for PCB used as heatsink	26



1 Device block diagram

Figure 1 shows the block diagram of the TDA7491MV.


Figure 1. Internal block diagram VDDPW VREF SVCC 9 VDDS Regulator Vss-Regulator SGND Vemfb X PVCC SVR 9VDDS driverH Anti-fault vss PWM logic OUTN ROSC VDDPW driverL INN X PGND INP VREF X PVCC ۷DDS Gain0 driverH Level adj Anti-PWM vssl logic fault VDDPW driverL SYNCLK Protection Standby& Muteplay DIAG)

Pin description TDA7491MV

2 Pin description

2.1 Pin out

Figure 2. Pin connection (top view, PCB view)



TDA7491MV Pin description

2.2 Pin list

Table 2. Pin description list

Pin n°	Name	Туре	Description	
1	SUB_GND	POWER	Connect to the frame	
2, 3	NC	-	No internal connection	
4, 5	NC	-	No internal connection	
6, 7	NC	-	No internal connection	
8, 9	NC	-	No internal connection	
10,11	OUTN	OUT	Negative PWM output	
12,13	PVCC	POWER	Power supply	
14,15	PGND	POWER	Power stage ground	
16,17	OUTP	OUT	Positive PWM output	
18	PGND	POWER	Power stage ground	
19	VDDPW	OUT	3.3 V (nominal) regulator output referred to ground for power stage	
20	STBY	INPUT	Standby mode control	
21	MUTE	INPUT	Mute mode control	
22	INP	INPUT	Positive differential input	
23	INN	INPUT	Negative differential input	
24	ROSC	OUT	Master oscillator frequency-setting pin	
25	SYNCLCK	IN/OUT	Clock in/out for external oscillator	
26	VDDS	OUT	3.3 V (nominal) regulator output referred to ground for signal blocks	
27	SGND	POWER	Signal ground	
28	DIAG	OUT	Open-drain diagnostic output	
29	SVR	OUT	Supply voltage rejection	
30	GAIN0	INPUT	Gain setting input 1	
31	GAIN1	INPUT	Gain setting input 2	
32	VDDS	POWER	To be connected to VDDS (pin 26)	
33	SGND	POWER	Signal ground	
34	VREF	OUT	Half VDDS (nominal) referred to ground	
35	SVCC	POWER	Signal power supply	
36	VSS	OUT	3.3 V (nominal) regulator output referred to power supply	

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage for pins PVCCA, PVCCB, SVCC	24	V
T _{op}	Operating temperature	-40 to 85	°C
T _j	Junction temperature	-40 to 150	°C
T _{stg}	Storage temperature	-40 to 150	°C

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter		Тур.	Max.	Unit
R _{th j-case}	Thermal resistance, junction to case	-	2	3	
R _{th j-amb}	Thermal resistance, junction to ambient (mounted on recommended PCB) ⁽¹⁾	1	24	1	°C/W

^{1.} FR4 with vias to copper area of 9 cm² (see also Section 7.9: Heatsink requirements on page 26).

3.3 Electrical specifications

Unless otherwise stated, the results in *Table 5* below are given for the conditions: V_{CC} = 18 V, R_L (load) = 8 Ω , R_{OSC} = R3 = 39 k Ω , C8 = 100 nF, f = 1 kHz, G_V = 20 dB, and T_{amb} = 25 °C.

Table 5. Electrical specifications

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{CC}	Supply voltage for pins PVCC, SVCC	-	5	-	18	V
Iq	Total quiescent	Without LC filter	-	26	35	mA
I _{qSTBY}	Quiescent current in standby	-	-	2.5	5.0	μΑ
V _{OS}	Output offset voltage	Play mode	-150	-	150	mV
V _{OS}	Output offset voltage	Mute mode	-60	-	60	mV
I _{OCP}	Overcurrent protection threshold	$R_L = 0 \Omega$	3	5	-	Α
T _j	Junction temperature at thermal shutdown	-	-	150	-	°C
R _i	Input resistance	Differential input	55	60	-	kΩ
V _{OVP}	Overvoltage protection threshold	-	19	21	-	V



Table 5. Electrical specifications (continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
V _{UVP}	Undervoltage protection threshold	-		-	4	٧	
D	Power transistor on resistance	High side	-	0.2	-	0	
R_{dsON}	Power transistor on resistance	Low side	-	0.2	-	Ω	
D	Output power	THD = 10%	-	20	-	w	
P _o	Output power	THD = 1%	-	16	-	l vv	
Po	Output power	$R_L = 8 \Omega$, THD = 10% $V_{CC} = 12 V$	-	9.5	-	W	
۲٥	Output power	$R_L = 8 \Omega$, THD = 1% $V_{CC} = 12 V$	-	7.2	-	VV	
В	Output naver	$R_L = 6 \Omega$, THD = 10% $V_{CC} = 16 V$	-	20	-	W	
P _o	Output power	R _L = 6 Ω, THD = 1% V _{CC} = 16 V	-	16	-	VV	
P_{D}	Dissipated power $P_0 = 20 \text{ W THD} = 10\%$		-	2.0	-	W	
η	Efficiency	P _o = 20 W	80	90	-	%	
THD	Total harmonic distortion	P ₀ = 1 W	-	0.1	0.2	%	
		GAIN0 = L, GAIN1 = L	18	20	22		
G	Closed loop gain	GAIN0 = L, GAIN1 = H	24	26	28	dB	
G _V	Closed loop galli	GAIN0 = H, GAIN1 = L	28	30	32	uБ	
		GAIN0 = H, GAIN1 = H	30	32	34		
ΔG _V	Gain matching	-	-1	-	1	dB	
eN	Total input poice	A Curve, G _V = 20 dB	-	20	-	\/	
en	Total input noise	f = 22 Hz to 22 kHz	-	25	35	μV	
SVRR	Supply voltage rejection ratio	$ fr = 100 \ Hz, \ Vr = 0.5 \ V, $ $ C_{SVR} = 10 \ \mu F $	40	50	-	dB	
T _r , T _f	Rise and fall times	-	-	50	-	ns	
f _{SW}	Switching frequency	Internal oscillator	290	310	330	kHz	
f.	Output switching frequency	With internal oscillator (1)	250	-	-	/-	
f _{SWR}	Output Switching frequency	With external oscillator (2)		-	-	kHz	
V _{inH}	Digital input high (H)		2.3	-	-	V	
V _{inL}	Digital input low (L)]	-	-	0.8	, v	
A _{MUTE}	Mute attenuation	V _{MUTE} = 1 V	60	80	-	dB	



Table 5. Electrical specifications (continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		$V_{STBY} < 0.5 \text{ V}, V_{MUTE} = X$		Standby	/	-
Function mode	Standby, mute and play modes	V _{STBY} > 2.5 V, V _{MUTE} < 0.8 V	Mute		ı	
		V _{STBY} > 2.5 V, V _{MUTE} > 2.5 V		Play		-

^{1.} $f_{SW} = 10^6 / ((16 * R_{OSC} + 182) * 4)$ kHz, $f_{SYNCLK} = 2 * f_{SW}$ with R3 = 39 k Ω (see *Figure 18*.)

^{2.} $f_{SW} = f_{SYNCLK} / 2$ with the frequency of the external oscillator.

TDA7491MV Characterization curves

4 Characterization curves

The following characterization curves were made using the TDA7491MV demo board. The LC filter for the $8-\Omega$ load uses components of 33 μH and 220 nF.

All other test conditions are given along side the corresponding curves.

Figure 3. Output power vs. supply voltage





Figure 4. THD vs output power (1 kHz)



Characterization curves TDA7491MV

Figure 5. THD vs. output power (100 Hz)




Figure 6. THD vs. frequency





Figure 7. Frequency response



TDA7491MV Characterization curves

Figure 8. FFT (0 dB)




Figure 9. FFT (-60 dB)





Figure 10. Closed-loop gain vs. frequency





Characterization curves TDA7491MV

Figure 11. Power dissipation and efficiency vs. output power




Figure 12. Attenuation vs. mute voltage




Figure 13. Current consumption vs. voltage on pin STBY





Figure 14. Attenuation vs. voltage on pin STBY







Figure 15. Power supply rejection ratio vs. frequency




Characterization curves TDA7491MV

4.1 Test board

16/28

Figure 16. Test board (TDA7491HV) layout



DocID14576 Rev 4

Package mechanical data 5

The TDA7491MV comes in a 36-pin PowerSSO package with exposed pad down.

Figure 17 below shows the package outline and Table 6 gives the dimensions.




Figure 17. PowerSSO-36 EPD outline drawing

Table 6. PowerSSO-36 EPD dimensions

Cumbal	Dimensions in mm			m Dimensions in inc		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.15	-	2.47	0.085	-	0.097
A2	2.15	-	2.40	0.085	-	0.094
a1	0.00	-	0.10	0.000	-	0.004
b	0.18	-	0.36	0.007	-	0.014
С	0.23	-	0.32	0.009	-	0.013
D	10.10	-	10.50	0.398	-	0.413
E	7.40	-	7.60	0.291	-	0.299
е	-	0.5	-	-	0.020	-
e3	-	8.5	-	-	0.335	-
F	-	2.3	-	-	0.091	-
G	-	-	0.10	-	-	0.004
Н	10.10	-	10.50	0.398	-	0.413
h	-	-	0.40	-	-	0.016
k	0	-	8 degrees	0	-	8 degrees
L	0.60	-	1.00	0.024	-	0.039
М	-	4.30	-	-	0.169	-
N	-	-	10 degrees	-	-	10 degrees
0	-	1.20	-	-	0.047	-
Q	-	0.80	-	-	0.031	-
S	-	2.90	-	-	0.114	-
Т	-	3.65	-	-	0.144	-
U	-	1.00	-	-	0.039	-
Х	4.10	-	4.70	0.161	-	0.185
Υ	6.50	-	7.10	0.256	-	0.280

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

TDA7491MV Applications circuit

6 Applications circuit




Figure 18. Applications circuit for class-D amplifier

6.1 Compatibility with TDA7491 stereo BTL family

TDA7491MV mono BTL analog class-D amplifier is derived from the TDA7491 stereo analog class-D BTL family. TDA7491MV has only the left channel of the stereo BTL family.

In order to guarantee the pin to pin compatibility when moving the application from stereo to mono, it is necessary to connect the right channel inputs (pins 32 and 33 of TDA7491 BTL family) to V_{CC} and GND, that is, pin 32 to VDDS and pin 33 to SGND.

7 Application information

7.1 Mode selection

The three operating modes of the TDA7491MV are set by the two inputs STBY (pin 20) and MUTE (pin 21).

- Standby mode: all circuits are turned off, very low current consumption.
- Mute mode: inputs are connected to ground and the positive and negative PWM outputs are at 50% duty cycle.
- Play mode: the amplifiers are active.

The protection functions of the TDA7491MV are realized by pulling down the voltages of the STBY and MUTE inputs shown in *Figure 19*. The input current of the corresponding pins must be limited to 200 μ A.

 Mode Selection
 STBY
 MUTE

 Standby
 L (1)
 X (don't care)

 Mute
 H (1)
 L

 Play
 H
 H

Table 7. Mode settings

^{1.} Drive levels defined in Table 5: Electrical specifications on page 8






Figure 19. Standby and mute circuits





7.2 Gain setting

The gain of the TDA7491MV is set by the two inputs, GAIN0 (pin 30) and GAIN1 (pin 31). Internally, the gain is set by changing the feedback resistors of the amplifier.

3							
GAIN0	GAIN1	Nominal gain, G _v (dB)					
0	0	20					
0	1	26					
1	0	30					
1	1	32					

Table 8. Gain settings

7.3 Input resistance and capacitance

The input impedance is set by an internal resistor Ri = $60 \text{ k}\Omega$ (typical). An input capacitor (Ci) is required to couple the AC input signal.

The equivalent circuit and frequency response of the input components are shown in *Figure 21*. For Ci = 220 nF the high-pass filter cut-off frequency is below 20 Hz:

$$fc = 1 / (2 * \pi * Ri * Ci)$$




Figure 21. Device input circuit and frequency response

7.4 Internal and external clocks

The clock of the class-D amplifier can be generated internally or can be driven by an external source.

If two or more class-D amplifiers are used in the same system, it is recommended that all devices operate at the same clock frequency. This can be implemented by using one TDA7491MV as master clock, while the other devices are in slave mode (that is, externally clocked. The clock interconnect is via pin SYNCLK of each device. As explained below, SYNCLK is an output in master mode and an input in slave mode.

7.4.1 Master mode (internal clock)

Using the internal oscillator, the output switching frequency, f_{SW} , is controlled by the resistor, R_{OSC} , connected to pin ROSC:

$$f_{SW} = 10^6 / ((16 * R_{OSC} + 182) * 4) \text{ kHz}$$

where R_{OSC} is in $k\Omega$.

In master mode, pin SYNCLK is used as a clock output pin, whose frequency is:

For master mode to operate correctly then resistor R_{OSC} must be less than 60 k Ω as given below in *Table 9*.

7.4.2 Slave mode (external clock)

In order to accept an external clock input the pin ROSC must be left open, that is, floating. This forces pin SYNCLK to be internally configured as an input as given in *Table 9*.


The output switching frequency of the slave devices is:

$$f_{SW} = f_{SYNCLK} / 2$$

Table 9. How to set up SYNCLK

Mode	ROSC	SYNCLK
Master	$R_{OSC} < 60 \text{ k}\Omega$	Output
Slave	Floating (not connected)	Input

Figure 22. Master and slave connection



7.5 Filterless modulation

The output modulation scheme of the BTL is called unipolar pulse width modulation (PWM). The differential output voltages change between 0 V and +V $_{\rm CC}$ and between 0 V and -V $_{\rm CC}$. This is in contrast to the traditional bipolar PWM outputs which change between +V $_{\rm CC}$ and -V $_{\rm CC}$.

An advantage of this scheme is that it effectively doubles the switching frequency of the differential output waveform. The OUTP and OUTN are in the same phase when the input is zero, then the switching current is low and the loss in the load is small. In practice, a short delay is introduced between these two outputs in order to avoid the BTL output switching at the same time.

TDA7491MV can be used without a filter before the speaker, because the frequency of the TDA7491MV output is beyond the audio frequency, the audio signal can be recovered by the inherent inductance of the speaker and natural filter of the human ear.




Figure 23. Unipolar PWM output


7.6 Output low-pass filter

To avoid EMI problems, it may be necessary to use a low-pass filter before the speaker. The cutoff frequency should be larger than 22 kHz and much lower than the output switching frequency. It is necessary to choose the L-C component values depending on the loud speaker impedance. Some typical values, which give a cut-off frequency of 27 kHz, are shown in *Figure 24* and *Figure 25* below.

OUTP 330pF 0.1uF = 0.

Figure 24. Typical LC filter for a 8 Ω speaker





7.7 **Protection function**

The TDA7491MV is fully protected against overvoltage, undervoltage, overcurrent and thermal overloads as explained here.

Overvoltage protection (OVP)

If the supply voltage exceeds the value for V_{OVP} given in *Table 5: Electrical specifications* on page 8 the overvoltage protection is activated which forces the outputs to the high-impedance state. When the supply voltage drops to below the threshold value the device restarts.

Undervoltage protection (UVP)

If the supply voltage drops below the value for V_{UVP} given in *Table 5: Electrical* specifications on page 8 the undervoltage protection is activated which forces the outputs to the high-impedance state. When the supply voltage recovers the device restarts.

Overcurrent protection (OCP)

If the output current exceeds the value for I_{OCP} given in *Table 5: Electrical specifications on* page 8 the overcurrent protection is activated which forces the outputs to the high-impedance state. Periodically, the device attempts to restart. If the overcurrent condition is still present then the OCP remains active. The restart time, T_{OC}, is determined by the R-C components connected to pin STBY.

Thermal protection (OTP)

If the junction temperature, T_i, reaches 145 °C (nominal), the device goes to mute mode and the positive and negative PWM outputs are forced to 50% duty cycle. If the junction temperature exceeds the value for Tj given in Table 5: Electrical specifications on page 8 the device shuts down and the output is forced to the high impedance state. When the device cools sufficiently the device restarts.

7.8 Diagnostic output

The output pin DIAG is an open drain transistor. When the protection is activated it is in the high-impedance state. The pin can be connected to a power supply (< 18 V) by a pull-up resistor whose value is limited by the maximum sinking current (200 µA) of the pin.




Figure 26. Behavior of pin DIAG for various protection conditions

7.9 Heatsink requirements

A thermal resistance of 24 °C/W can be obtained using the PCB copper ground layer with 16 vias connecting it to the contact area for the exposed pad. Ensure that the copper ground area is a nominal 9 cm² for 24 °C/W.

Figure 27 shows the derating curves for copper areas of 4 cm² and 9 cm².

As with most amplifiers, the power dissipated within the device depends primarily on the supply voltage, the load impedance and the output modulation level.

The maximum estimated power dissipation for the TDA7491MV is less than 4 W. When properly mounted on the above PCB the junction temperature could increase by 96 °C. However, with a musical program the dissipated power is about 40% less, leading to a temperature increase of around 60 °C. Even at the maximum recommended ambient temperature for consumer applications of 50 °C there is still a clear safety margin before the maximum junction temperature (150 °C) is reached.




Figure 27. Power derating curves for PCB used as heatsink

TDA7491MV Revision history

8 Revision history

Table 10. Document revision history

Date	Revision	Changes	
21-Oct-2008	1	Initial release.	
29-May-2009	2	Updated text concerning oscillator R and C in Section 3.3: Electrical specifications on page 8 Updated test condition for Iq, added V _{UVP} , updated STBY and MUTE voltages and rectified several anomalies in Table 5: Electrical specifications on page 8 Updated equation for f _{SW} on page 10 and on page 22 Updated Figure 16: Test board (TDA7491HV) layout on page 16 Updated Figure 17: PowerSSO-36 EPD outline drawing on page 17 and Table 6: PowerSSO-36 EPD dimensions on page 18 Updated Figure 18: Applications circuit for class-D amplifier on page 19	
20-Feb-2014	3	Updated order code Table 1 on page 1	
21-Mar-2014	4	Updated operating temperature range from 0 to 70 °C in - 40 to 85 °C <i>Table 1 on page 1</i> and <i>Table 3 on page 8</i>	

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

 ${\bf STMicroelectronics}\ group\ of\ companies$

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

