1:1 Differential-to-LVDS Zero Delay Clock Generator


Description

The 874S02I is a highly versatile 1:1 Differential- to-LVDS Clock Generator and a member of the family of High Performance Clock Solutions from IDT. The 874S02I has a fully integrated PLL and can be configured as a zero delay buffer, multiplier or divider, and has an output frequency range of 62.5MHz to 1GHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.


Features

- One differential LVDS output pair and one differential feedback output pair
- One differential clock input pair
- CLK/nCLK can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL
- Input frequency range: 62.5MHz to 1GHz
- Output frequency range: 62.5MHz to 1GHz
- VCO range: 500MHz 1GHz
- External feedback for "zero delay" clock regeneration with configurable frequencies
- Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
- Cycle-to-cycle jitter: 35ps (maximum)
- Static phase offset: ±100ps
- Full 3.3V supply mode
- -40°C to +85°C ambient operating temperature
- Available in lead-free packages

Block Diagram



Pin Assignment



874S02I

20-Lead SOIC
7.5mm x 12.8mm x 2.3mm package body
M Package
Top View



Table 1. Pin Descriptions

Number	Name	Т	ype	Description	
1	CLK	Input	Pulldown	Non-inverting differential clock input.	
2	nCLK	Input	Pullup	Inverting differential clock input.	
3	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Q and QFB to go low and the inverted outputs nQ ar nQFB to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.	
4	nFB_IN	Input	Pullup	Inverting differential feedback input to phase detector for regenerating clocks with "Zero Delay." Connect to pin 8.	
5	FB_IN	Input	Pulldown	Non-inverted differential feedback input to phase detector for regenerating clocks with "Zero Delay." Connect to pin 9.	
6, 15, 19, 20	SEL2, SEL3, SEL0, SEL1	Input	Pulldown	Determines output divider values in Table 3. LVCMOS / LVTTL interface levels.	
7, 11	V_{DDO}	Power		Output supply pins.	
8, 9	nQFB, QFB	Output		Differential feedback output pair. LVDS interface levels.	
10, 14	GND	Power		Power supply ground.	
12, 13	nQ, Q	Output		Differential clock output pair. LVDS interface levels.	
16	V_{DDA}	Power		Analog supply pin.	
17	PLL_SEL	Input	Pullup	PLL select. Selects between the PLL and reference clock as the input to the dividers. When LOW, selects reference clock. When HIGH, selects PLL. LVCMOS/LVTTL interface levels.	
18	V_{DD}	Power		Core supply pin.	

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLUP}	Input Pullup Resistor			50		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			50		kΩ



Function Tables

Table 3A. Control Input Function Table

	Inputs					
SEL3	SEL2	SEL1	SEL0	Reference Frequency Range (MHz)*	Q/nQ	
0	0	0	0	500 - 1000	÷1	
0	0	0	1	250 - 500	÷1	
0	0	1	0	125 - 250	÷1	
0	0	1	1	62.5 - 125	÷1	
0	1	0	0	500 - 1000	÷2	
0	1	0	1	250 - 500	÷2	
0	1	1	0	125 - 250	÷2	
0	1	1	1	500 - 1000	÷4	
1	0	0	0	250 - 500	÷4	
1	0	0	1	500 - 1000	÷8	
1	0	1	0	250 - 500	x2	
1	0	1	1	125 - 250	x2	
1	1	0	0	62.5 - 125	x2	
1	1	0	1	125 - 250	x4	
1	1	1	0	62.5 - 125	x4	
1	1	1	1	62.5 - 125	x8	

^{*}NOTE: VCO frequency range for all configurations above is 500MHz to 1GHz.



Table 3B. PLL Bypass Function Table

	Inp	Outputs PLL_SEL = 0 PLL Bypass Mode		
SEL3	SEL2	SEL1	SEL0	Q/nQ
0z	0	0	0	÷4
0	0	0	1	÷4
0	0	1	0	÷4
0	0	1	1	÷8
0	1	0	0	÷8
0	1	0	1	÷8
0	1	1	0	÷16
0	1	1	1	÷16
1	0	0	0	÷32
1	0	0	1	÷64
1	0	1	0	÷2
1	0	1	1	÷2
1	1	0	0	÷4
1	1	0	1	÷1
1	1	1	0	÷2
1	1	1	1	÷1



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, I _O (LVDS)	
Continuous Current	10mA
Surge Current	15mA
Package Thermal Impedance, θ_{JA}	64.7°C/W (0 Ifpm)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. LVDS Power Supply DC Characteristics, V_{DD} = V_{DDO} = 3.3V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		V _{DD} – 0.20	3.3	V_{DD}	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				97	mA
I _{DDA}	Analog Supply Current				20	mA
I _{DDO}	Output Supply Current				40	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2.2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
	Input High Current	MR, SEL[0:3]	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
і ін	input riigh Current	PLL_SEL	$V_{DD} = V_{IN} = 3.465V$			10	μΑ
I Input Low Current	MR, SEL[0:3]	V _{DD} = 3.465V, V _{IN} = 0V	-10			μΑ	
¹ L	Input Low Current	PLL_SEL	V _{DD} = 3.465V, V _{IN} = 0V	-150			μΑ



Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK, FB_IN	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I _{IH} Input High Current	nCLK, nFB_IN	$V_{DD} = V_{IN} = 3.465V$			10	μΑ	
	I	CLK, FB_IN	V _{DD} = 3.465V, V _{IN} = 0V	-10			μΑ
¹ L	Input Low Current	nCLK, nFB_IN	V _{DD} = 3.465V, V _{IN} = 0V	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V _{CMR}	Common Mode Input	Voltage; NOTE 1, 2		GND + 0.5		V _{DD} – 0.85	V

NOTE 1: V_{IL} should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as V_{IH}.

Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		350	450	550	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.20	1.33	1.45	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 5. Input Frequency Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
_	Input Frequency	CLK/nCLK	PLL_SEL = 1	62.5		1000	MHz
ΓIN	input Frequency	CLIVITOLIX	PLL_SEL = 0			1000	MHz

Table 6. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency		62.5		1000	MHz
tsk(Ø)	Static Phase Offset; NOTE 1, 2	PLL_SEL = 1	-100		100	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 2				35	ps
t _L	PLL Lock Time				1	ms
t _R / t _F	Output Rise/Fall Time	20% to 80%	50		250	ps
odc	Output Duty Cycle		47		53	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Defined as the time difference between the input reference clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.




Parameter Measurement Information




3.3V LVDS Output Load AC Test Circuit




Static Phase Offset




Output Rise/Fall Time



Differential Input Level




Cycle-to-Cycle Jitter




Output Duty Cycle/Pulse Width/Period



Parameter Measurement Information, continued





Differential Output Voltage Setup

Offset Voltage Setup

Application Information

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.



Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 874S02I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{DD,}\,V_{DDA}$ and V_{DDO} should be individually connected to the power supply plane through vias, and $0.01\mu F$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a $10\mu F$ bypass capacitor be connected to the V_{DDA} pin.




Figure 1. Power Supply Filtering

Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how the differential input can be wired to accept single-ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{DD} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.





Figure 2. Single-Ended Signal Driving Differential Input

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3E* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.



3A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter HiPerClockS LVHSTL Driver




Figure 3C. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3E. HiPerClockS CLK/nCLK Input Driven by a 2.5V SSTL Driver




Figure 3B. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVDS Driver

3.3V LVDS Driver Termination

A general LVDS interface is shown in *Figure 4*. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the receiver input.

For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




Figure 4. Typical LVDS Driver Termination

Schematic Example

The schematic of the 874S02I layout example is shown in *Figure 5A*. The 874S02I recommended PCB board layout for this example is shown in *Figure 5B*. This layout example is used as a general

guideline. The layout in the actual system will depend on the selected component types and the density of the P.C. board.




Figure 5A. 874S02I LVDS Zero Delay Buffer Schematic Example

The following component footprints are used in this layout

example.

All the resistors and capacitors are size 0603.

Power and Grounding

Place the decoupling capacitors as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the $V_{\tiny DDA}$ pin as possible.

Clock Traces and Termination

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the

trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The 100Ω differential output traces should have the same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The series termination resistors should be located as close to the driver pins as possible.




Figure 5B. PCB Board Layout for 874S02I



Power Considerations

This section provides information on power dissipation and junction temperature for the 874S02I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 874S02I is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

• The maximum current at 85°C is as follows:

```
I_{DD\_MAX} = 93 \text{mA}

I_{DDA\_MAX} = 19 \text{mA}

I_{DDO\_MAX} = 36 \text{mA}
```

- Power (core)_{MAX} = $V_{DD\ MAX}$ * ($I_{DD\ MAX}$ + $I_{DDA\ MAX}$) = 3.465V * (93mA + 19mA) = **388.08mW**
- Power (outputs)_{MAX} = V_{DDO_MAX}* I_{DDO_MAX} = 3.465V * 36mA = 124.74mW

Total Power_MAX = 388.08mW + 124.74mW = 512.82mW

•

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 64.7°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

```
85^{\circ}\text{C} + 0.513\text{W} * 64.7^{\circ}\text{C/W} = 118.2^{\circ}\text{C}. This is well below the limit of 125^{\circ}\text{C}.
```

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 20 Lead SOIC, Forced Convection

θ_{JA} by Velocity							
Linear Feet per Minute	0	200	500				
Multi-Layer PCB, JEDEC Standard Test Boards	64.7°C/W	56.7°C/W	53.5°C/W				



Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 20 Lead SOIC

θ_{JA} by Velocity						
Linear Feet per Minute	0	200	500			
Multi-Layer PCB, JEDEC Standard Test Boards	64.7°C/W	56.7°C/W	53.5°C/W			

Transistor Count

The transistor count for 874S02I is: 1358

Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.


Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature	
874S02BMILF	ICS874S02BMILF	Lead-Free, 20 Lead SOIC	Tube	-40°C to 85°C	
874S02BMILFT	ICS874S02BMILF	Lead-Free, 20 Lead SOIC	Tape & Reel	-40°C to 85°C	

Revision History

Revision Date	Description of Change
July 6, 2021	 Updated pin descriptions for pins 8, 9 and 12, 13. Updated Package Outline Drawings section.
January 26, 2016	 Removed ICS from the part number where needed. General Description - Removed ICS Chip and HiPerClockS. Ordering Information - removed quantity from tape and reel. Updated data sheet header and footer.



Z max	Lpmin	H _E max	H _E min	e nom	bp max	bp min	A max	DIMENSIONS
								위
0.81	0.40	10.65	10.00	1.27	0.49	0.35	2.65	DIMENSIONS OF SUB-GROUP B1

2.	
WEIGHT	
M	
0.55	

≤ 0.55 g LOW STRESS EPOXY

3. BODY MATERIAL
4. LEAD MATERIAL
5. LEAD FINISH
6. LEAD FORM FeNi-ALLOY or Cu-ALLOY SOLDER PLATING Z-BENDS

xpm A	0 max	k min	E max*	E min*	D max*	D min*	c max	c min	A2 max	A2 min	A1 max	A1 min	A min	DIMENSIONS OF
ဘွ	O°	0.25	7.60	7.40	13.00	12.60	0.32	0.23	2.45	2.25	0.30	0.10	2.35	OF SUB-GROUP C1

72 -	VCE	c
DO NOT SCALE DRAWING	C PSC-4007-	SIZE DRAWING No.
SHEET	02	

SHEET 1 OF 1

0 7

DRAWN RAC 2/25/16 CHECKED

PPROVALS DATE

TITLE PSG20 PACKAGE OUTLINE 300 mil SOP

www.IDT.com

TOLERANCES
UNLESS SPECIFIED
DECIMAL ANGULA
XX± ±
XXX±

ANGULAR

6024 Silver Creek Valley Rd San Jose, CA 95138 PHONE: (408) 284-8200 FAX: (408) 284-3572

WITHOUT MOLD FLA

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/