# *ISL54100, ISL54101, ISL54102*

**KOT RECOMMENDED** FOR NEW DESIGNS<br>
SEE THE<br>
SEE THE<br>
ISLAMPLISL54102A<br> *FA101A AND ISL54102A*<br> *SEE THE***<br>** *SEE THE***<br>** *SEE THE***<br>** *SEE THE***<br>** *SEE THE***<br>** *RECOMMENDED* **FOR NEW DESIGNS<br>** *SEE THE Data Sheet June 4, 2008* **SEE THE ISL54100A, ISL54101<sup>A</sup> AND ISL54102A**

# *TMDS Regenerators with Multiplexers*

The ISL54100, ISL54101, ISL54102 are high-performance TMDS (Transition Minimized Differential Signaling) timing regenerators and multiplexers. The receiver contains a programmable equalizer and a clock data recovery (CDR) function for each of the 3 TMDS pairs in an HDMI or DVI signal. The TMDS data outputs of the ISL54100 are regenerated and perfectly aligned to the regenerated TMDS clock signal, creating an extremely clean, low-jitter DVI/HDMI signal that can be easily decoded by any TMDS receiver.

The ISL54100's design and package footprint supports many compound configurations. Two ISL54100s can create a DualLink 4:1 mux, a 4:2 crosspoint, or an 8:1 mux. Additional ISL54100s can create larger combinations of these building blocks. The ISL54102 with its 2:1 multiplexing function serves applications with fewer inputs, while the ISL54101 can be used as a cable extender, to clean up a noisy/jittery TMDS source, or to provide a very stable TMDS signal to a marginal DVI or HDMI receiver.

Certified HDMI 1.3a compliant by the HDMI ATC for the following features: 12 bit Deep Color (1080i/720p guaranteed, 1080p typical), x.v.Color™, and all HDMI1.3 audio formats and options.

#### *Features*

- ISL54100: 4:1 TMDS regenerator and multiplexer
- ISL54101: 1:1 TMDS regenerator
- ISL54102: 2:1 TMDS regenerator and multiplexer
- Clock Data Recovery and Retiming function enables use as TMDS range extender
- Programmable pre-emphasis on output driver
- Channel activity detect based on input TMDS clock activity
- Symmetrical pinout enables high-performance DualLink, 4:2 crosspoint and 8:1 multiplexing options
- Programmable internal 50 $\Omega$ , 100 $\Omega$ , or high-Z termination
- External pins for channel select, activity detection
- Stand-alone or I<sup>2</sup>C software-controlled operation
- Hardware, software, or automatic channel selection
- Pb-free (RoHS compliant)

#### *Applications*

- KVM switches
- A/V receivers
- DVI/HDMI extenders
- Televisions/PC monitors/projectors



# *Block Diagrams*





#### *Ordering Information*



NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### Absolute Maximum Ratings **Thermal Information**





#### **Recommended Operating Conditions**



*CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.*

NOTE:

<span id="page-2-0"></span>1.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

**Electrical Specifications** Specifications apply for V<sub>D</sub> = 3.3V, pixel rate = 165MHz, T<sub>A</sub> = +25°C, RES\_TERM = 1kΩ, RES\_BIAS = 3.16kΩ, TMDS output load =  $50\Omega$ , TMDS output termination voltage V<sub>TERM</sub> =  $3.0V$  unless otherwise noted.



## *ISL54100, ISL54101, ISL54102*

#### **Electrical Specifications** Specifications apply for V<sub>D</sub> = 3.3V, pixel rate = 165MHz, T<sub>A</sub> = +25°C, RES\_TERM = 1kΩ, RES\_BIAS = 3.16kΩ, TMDS output load = 50Ω, TMDS output termination voltage  $V<sub>TERM</sub>$  = 3.0V unless otherwise noted.



NOTE:

2. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

<span id="page-3-0"></span>3. Operation up to 165MHz is guaranteed. While many parts will typically operate up to 225MHz, operation above 165MHz is not guaranteed.





#### *ISL54100 Pin Configuration*



#### *ISL54101 Pin Configuration*



#### *ISL54102 Pin Configuration*



## *Pin Descriptions*



# *Register Listing*



# *Register Listing* **(Continued)**



# *Register Listing* **(Continued)**



# *Register Listing* **(Continued)**



## *Application Information*

The ISL54100, ISL54101, and ISL54102 are TMDS regenerators, locking to the incoming DVI or HDMI signal with triple Clock Data Recovery units (CDRs) and a Phase Locked Loop (PLL). The PLL generates a low jitter pixel clock from the incoming TMDS clock. The TMDS data signals are equalized, sliced by the CDR, re-aligned to the PLL clock, and sent out the TMDS outputs. The ISL54100 and ISL54102 also include an input multiplexer.

## *Multiplexer Operation*

The ISL54100 and ISL54102 have 4:1 and 2:1 (respectively) input multiplexers. After power-up or a hardware reset, the IC defaults to hardware channel selection, using the AUTO CH\_SEL and CH\_SEL\_x pins. If AUTO\_CH\_SEL is pulled high, the highest priority channel with an active TMDS clock will be automatically selected (Channel  $A =$  highest priority,  $B =$  second highest priority,  $C =$  second lowest, and D = lowest priority). If, for example, a DVD player is attached to Channel A, a set-top-box (STB) is attached to Channel B, and a video game is attached to Channel C, the DVD player will have the highest priority, overriding the STB and the video game whenever the DVD player is transmitting a TMDS clock. Likewise, the STB will have higher priority than the video game. Table [1](#page-12-0) shows the auto channel selection priority matrix.

#### <span id="page-12-0"></span>**TABLE 1. AUTO CHANNEL SELECTION PRIORITIES (ISL54102 OPTIONS IN BLUE)**



In the auto channel select mode, the CH\_SEL\_x pins are outputs indicating the selected channels. Note that in the Power-down mode, the state of the CH\_SEL\_x pins is undetermined/random.

If manual channel selection is desired, the AUTO\_CH\_SEL pin should be tied to ground, and the CH\_SEL\_x pins are inputs, selecting the desired channel.

The input multiplexer can also be controlled by software via the  $I^2C$  interface. Software control is initiated by writing a 0 to the Hardware Channel Select bit (bit 3 of register 0x02). In this case, the Auto Channel Select bit (bit 2 of register 0x02) and the Channel Select bits (bits 0 and 1 of register 0x02) perform the same functions as the external pins described above. In the Auto Channel Select mode, the Channel Select bits are read only, indicating the currently selected channel. In the Manual Channel Select mode, the Channel Select bits are read/write, and used to select the channel.

## *Activity Detection*

A channel is considered active using one of two methods. The original default activity detect method (register  $0 \times 03b4 = 1$ ) is to measure the common mode of the TMDS clock input for each channel. If the common mode is 3.3V, it indicates that there is nothing connected to that input, or that whatever is connected is turned off (inactive). This has been found to be relatively unreliable, particularly with weak signals.

The preferred method of activity detection is looking for an active AC signal on the TMDS clock input for that channel (register  $0x03b4 = 1$ ). This is more robust, however disconnected inputs will cause both inputs to the differential receiver to be the same level - 3.3V. If the offset error of the differential TMDS receiver is very small, the receiver can not resolve a 1 or a 0 and will randomly switch between states, which may be detected as an active clock. Register 0x03 bits 5 and 6 allow a 10mV or 20mV offset to be added to the input stage of the clock inputs, eliminating this problem. This offset will slightly reduce the sensitivity of TMDS receiver for the clock lines, but since the clock signals are much lower frequency than the data, they will not be nearly as attenuated, so this is not a problem in practice.

Again, using the AC activity detection method (register  $0x03b4 = 0$ ) is recommended.

## *Rx Equalization*

Registers 0x07 and 0x08 control the amount of equalization applied to the TMDS inputs, with 4 bits of control for each channel. The equalization range available is from a minimum of 1dB boost to a maximum of 13dB at 800MHz, in 0.8dB increments. Ideally, the equalization is adjusted in the final application to provide optimal performance with the specific DVI/HDMI transmitter and cable used. In general, the amount of equalization required is proportional to the cable length. If the equalization must be fixed (can not be adjusted in the final application), an equalization setting of 0xA works well with short cables as well as medium to longer cables.

## *Tx Pre-emphasis*

The transmit pre-emphasis function sinks additional current during the first bit after every transition, increasing the slew rate for a given capacitance, and helping to maintain the slew rate when using longer/higher capacitance cables. Pre-emphasis is controlled by register 0x06 bits 7:4, and ranges from a minimum of 0mA (no pre-emphasis) to 1.875mA (max pre-emphasis).

## *PLL Bandwidth*

The 2-bit PLL Bandwidth register controls the loop bandwidth of the PLL used to recover the incoming clock signal. The default 4MHz setting works well in most applications, however a lower bandwidth of 1MHz has proven to work just as well with good TMDS sources and slightly better with marginal sources.

#### *Power-down*

The chip can be placed in a Power-down mode when not in use to conserve power. Setting the Power-down bit (register 0x02 bit 5) to a 1 or pulling the PD input pin high places the chip in a minimal power consumption mode, turning off all TMDS outputs and disconnecting all TMDS inputs. Serial I/O stays operational in PD mode. Note that the PD pin must be low during power-on in order to initialize the I<sup>2</sup>C interface.

Note: When exiting Power-down, a termination resistor Recalibration cycle must be run to re-trim the termination resistors (see register 0x03[7]).

## *Power Dissipation and Supply Current*

Due to the large number of TMDS inputs and outputs, a significant amount of current flows into and out of the SL5410x. This makes calculating the total power dissipation of the ISL5410x slightly more complicated than simply multiplying the supply current by the supply voltage.

The supply current measurement includes the current flowing through all the active TMDS termination resistors. This current is supplied by the ISL54100's  $V_D$  supplies, but only 15% of it (0.5V\*10mA per TMDS pair) is dissipated as power inside the ISL54100. The majority of the power (2.8V \* 10mA per active TMDS pair) is dissipated in the TMDS transmitter driving the ISL54100. Likewise, the ISL54100 dissipates 85% of the power generated by the current from the external receiver attached to the ISL54100's Tx pins. Any worst-case on-chip power dissipation calculation needs to account for this.

## *Inter-Pair (Channel-to-Channel) Skew*

The read pointers for Channel 0, 1, and 2 of the FIFO that follows the CDR all have the same clock, so all 3 channels transition within a few picoseconds of each other - there is essentially no skew between the transitions of the three channels.

However the FIFO read pointers may be positioned up to 2 bits apart relative to each other, introducing a random, fixed channel-to-channel skew of skew of 1 or (much less frequently) 2 bits. The random skew is introduced whenever there is a discontinuity in the input signal (typically a video mode change or a new mux channel selection). After the CDRs and PLL lock, the skew is fixed until the next discontinuity. This adds up to 2 bits of skew in addition to any incoming skew, as shown in the following examples.

[Figure 2](#page-13-0) shows an input (the top three signals) with essentially no skew. After the ISL5410x locks on to the signal, there may be 1 bit of skew on the output, as shown in [Figure 2.](#page-13-0)



#### <span id="page-13-0"></span>**FIGURE 2. MAXIMUM ADDITIONAL INTERCHANNEL SKEW FOR INPUTS WITH NO OR LITTLE SKEW**

When there is pre-existing skew on the input, the ISL5410x can add up to 2 bits to the channel-to-channel skew. In the example in [Figure 3,](#page-13-1) the incoming red channel has 2.3 bits of skew relative to the incoming green and blue. The FIFO's quantization (worst case) increases the total skew to 4.0 bits.



<span id="page-13-1"></span>While increasing skew is not desirable, DVI and HDMI receivers are required to have a minimum of 6 bits of interpair skew tolerance, so the addition of 2 bits of skew is only a problem with the most pathological cables and transmitters. It does, however, limit the number of ISL5410xs that can be put in series (although statistically it is unlikely that all the skews would line up in a worst-case configuration).

## *Typical Performance*

Setup A [\(Figure 4](#page-14-0)) was used to capture the TMDS eye diagrams shown in [Figure 5](#page-14-1) and [Figure 6](#page-14-2):



**FIGURE 4. TEST SETUP A**

<span id="page-14-0"></span>The 162.5Mpixel/s (UXGA 60Hz) DVI output of the Chroma 2326 was terminated into a TPA2 Plug adapter and measured with a LeCroy differential probe and 6MHz SDA using the LeCroy's software clock recovery. As [Figure 5](#page-14-1)  shows, the amplitude of the TMDS signal is slightly low, but the eye is otherwise acceptable.



<span id="page-14-1"></span>**FIGURE 5. EYE DIAGRAM AT OUTPUT OF CHROMA GENERATOR**

Next, a 15m DualLink DVI cable was attached and terminated into a female TPA2 adapter and the eye captured in [Figure 6](#page-14-2).



<span id="page-14-2"></span>**FIGURE 6. CHROMA EYE DIAGRAM AFTER 15m CABLE**

The eye is not meeting the minimum requirements of either the HDMI or DVI standards and the Dell Monitor is unable to recover the data and display an image.

Setup B inserts an ISL54100 and an additional 15m cable between the pattern generator and the monitor:



Given the input signal shown in [Figure 6,](#page-14-2) the ISL54100's TMDS output signal [\(Figure 8](#page-14-3)) is extremely clean. The output is an improvement over the original signal coming from the pattern generator in both amplitude and jitter.



**FIGURE 8. EYE DIAGRAM AT OUTPUT OF ISL54100**

<span id="page-14-3"></span>The cleaner signal generated at the output of the ISL54100 results in an improved eye at the end of another 15m cable ([Figure 9\)](#page-15-0). The eye is open enough that the Dell 2000FP can now display a UXGA image with no visible sparkle or other artifacts.



**FIGURE 9. ISL54100 EYE DIAGRAM AFTER 15m CABLE**

## <span id="page-15-3"></span><span id="page-15-0"></span>*Tx Loading Considerations*

When the ISL54100 is powered-up and its Tx outputs are disabled, via either the PD (power down) pin, the power-down register bit (register 0x02[5]), or the tri-state outputs bits (register 0x05[1:0]), the Tx pins are high impedance. In this state they will draw no current from the Rx pins of any TMDS receiver they may be connected to.

However if power to the ISL54100 is removed, the Tx pins are no longer high-impedance. Figure 10 shows the relevant equivalent circuit, including the internal ESD protection diodes. For simplicity, only one of the eight Tx outputs, ESD protection diodes, and Rx termination resistors are shown.

When  $V_D$  to the ISL54100 drops below  $\sim$ 2.7V and power is applied to the external TMDS receiver, ESD protection diodes inside the ISL54100 can become forward-biased, drawing current from the external TMDS receiver it is attached to.



**FIGURE 10. ISL5410x ESD PROTECTION DIODES**

This is non-ideal and will cause the ISL5410x to fail HDMI Compliance Test 7-3 (" $V_{OFF}$ ").  $V_{OFF}$  is the voltage across each 50 $\Omega$  Rx<sub>N</sub> resistor when the power is removed from the device containing the ISL54100.

Modifying the PCB layout per [Figure 11](#page-15-1) to add a Schottky diode between the  $V_D$  power net and the  $V_D$  ESD pins, eliminates current flow from the ESD bus into  $V_D$ . This reduces the amount of current drawn from the Tx supply, but there is still some circuitry attached to the internal ESD bus that will sink some current. So the current drawn from Rx will be lower than if the diode were not there (reducing the  $V_{\text{OFF}}$ magnitude), but still not low enough to pass Test 7-3.



**FIGURE 11. SCHOTTKY DIODE MODIFICATION**

<span id="page-15-1"></span>Intersil is currently sampling the ISL54100A, the ISL54101A, and the ISL54102A, all of which are fully compliant with Test 7-3 when applied using the circuit shown in [Figure 11](#page-15-1). These "A" versions are 100% drop-in compatible with the original version with the sole exception of the CH\_SEL\_0 and CH\_SEL\_1 pins, which are bidirectional on the original version but become inputs only on the A version.

Using the new version in a layout designed for the original version (Figure 10) will result in the same behavior as the original version (unless you are using the CH\_SEL pins as outputs). See [Table 2](#page-15-2) for the full matrix.

<span id="page-15-2"></span>

**TABLE 2. VERSION/LAYOUT MATRIX**

Intersil recommends adding the Schottky circuit to all designs to reduce Rx current drain in systems using the original version and completely eliminate it in systems using the "A" version.

# *PCB Layout Recommendations*

Because of the high speed of the TMDS signals, careful PCB layout is critical to maximize performance. The following guidelines should be adhered to as closely as possible:

• All TMDS pair traces should have a characteristic impedance of 50 $\Omega$  with respect to the power/ground planes and 100 $\Omega$  with respect to each other. Failure to meet this requirement will increase reflections, shrinking the available eye.

- Avoid vias for all 3 high speed TMDS pairs. Vias add inductance which causes a discontinuity in the characteristic impedance of the trace. Keep all the traces on the top (or the bottom) of the PCB. The TMDS clock can have vias if necessary, since it is lower speed and less critical. If you must use a via, ensure the vias are symmetrical (put identical vias in both lines of the differential pair).
- For each TMDS channel, the trace lengths of the 3 TMDS pairs (0, 1 and 2) should ideally be the same to reduce inter channel skew introduced by the board.
- The trace length of the clock pair **is not critical at all.** Since the clock is only used as a frequency reference, its phase/delay is inconsequential. In addition, since the TMDS clock frequency is 1/10th the pixel rate, the clock signal itself is much more noise-immune. So liberties (such as vias and circuitous paths) can be taken when routing the clock lines.
- Minimize capacitance on all TMDS lines. The lower the capacitance, the sharper the rise and fall times.
- Maintain a constant, solid ground (or power) plane under the 3 high speed TMDS signals. Do not route the signals over gaps in the ground plane or over other traces.



#### **EQUIVALENT CIRCUIT**



**FIGURE 12. SUB-OPTIMAL BYPASS CAPACITOR LAYOUT**

• Ideally each supply should be bypassed to ground with a 0.1µF capacitor. Minimize trace length and vias to minimize inductance and maximize noise rejection. Figure 12 demonstrates a common but non-ideal PCB layout and its equivalent circuit. The additional trace resistance between the bypass capacitor and the power supply/IC reduces its effectiveness. Figure 13 demonstrates a better layout. In this case there is still series trace resistance (it is impossible to completely eliminate it), but now it is being put to good use, as part of a "T" filter, attenuating supply noise before it gets to the IC, and reducing the amount of IC-generated noise that gets injected into the supply. Follow the good supply bypassing rules shown in Figure 13 to the extent possible.



**FIGURE 13. OPTIMAL ("T") BYPASS CAPACITOR LAYOUT**

## *ISL5410x Serial Communication*

#### *Overview*

The ISL5410x uses a 2-wire serial bus for communication with its host. SCL is the Serial Clock line, driven by the host and SDA is the Serial Data line, which can be driven by all devices on the bus. SDA is open drain to allow multiple devices to share the same bus simultaneously.

Communication is accomplished in three steps:

- 1. The Host selects the ISL5410x it wishes to communicate with.
- 2. The Host writes the initial ISL5410x Configuration Register address it wishes to write to or read from.
- 3. The Host writes to or reads from the ISL5410x's Configuration Register. The ISL5410x's internal address pointer auto increments, so to read registers 0x00 through 0x1B, for example, one would write 0x00 in step 2, then repeat step three 28 times, with each read returning the next register value.

The ISL5410x has a 7-bit address on the serial bus, determined by the ADDR0-ADDR6 bits. This allows up to 128 ISL5410xs to be independently controlled by the same serial bus.

The bus is nominally inactive, with SDA and SCL high. Communication begins when the host issues a START command by taking SDA low while SCL is high ([Figure 14\)](#page-17-0). The ISL5410x continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. The host then transmits the 7-bit serial address plus a  $R/\overline{W}$  bit, indicating if the next

transaction will be a Read (R/ $\overline{W}$  = 1) or a Write (R/ $\overline{W}$  = 0). If the address transmitted matches that of any device on the bus, that device must respond with an ACKNOWLEDGE ([Figure 15\)](#page-17-1).

Once the serial address has been transmitted and acknowledged, one or more bytes of information can be written to or read from the slave. Communication with the selected device in the selected direction (read or write) is ended by a STOP command, where SDA rises while SCL is high [\(Figure 14](#page-17-0)), or a second START command, which is commonly used to reverse data direction without relinquishing the bus.

Data on the serial bus must be valid for the entire time SCL is high [\(Figure 16](#page-18-0)). To achieve this, data being written to the ISL5410x is latched on a delayed version of the rising edge of SCL. SCL is delayed and deglitched inside the ISL5410x for three crystal clock periods (120ns for a 25MHz crystal) to eliminate spurious clock pulses that could disrupt serial communication.

When the contents of the ISL5410x are being read, the SDA line is updated after the falling edge of SCL, delayed and deglitched in the same manner.

#### *Configuration Register Write*

[Figure 17](#page-18-1) shows two views of the steps necessary to write one or more words to the Configuration Register.

#### *Configuration Register Read*

[Figure 18](#page-19-0) shows two views of the steps necessary to read one or more words from the Configuration Register.



**FIGURE 14. VALID START AND STOP CONDITIONS**

<span id="page-17-0"></span>

<span id="page-17-1"></span>**FIGURE 15. ACKNOWLEDGE RESPONSE FROM RECEIVER**





<span id="page-18-0"></span>

<span id="page-18-1"></span>

**Signals the beginning of serial I/O**

#### **ISL5410x Device Select Address Write**

The first 7 bits of the first byte select the ISL54100 on the 2-wire bus at the address set by the ADDR[6:0} pins. The R/W bit is a 0, indicating that the next transaction will be a write.

#### **ISL5410x Register Address Write**

This is the address of the ISL5410x's configuration register that the following byte will be written to.

#### **ISL5410x Register Data Write(s)**

This is the data to be written to the ISL5410x's configuration register. Note: The ISL5410x's Configuration Register's address pointer auto increments after each data write: repeat this step to write multiple sequential bytes of data to the Configuration Register.

**Signals the ending of serial I/O**

\* The data write step may be repeated to write to the ISL5410x's Configuration Register sequentially, beginning at the Register Address written in the previous step.

**FIGURE 17. CONFIGURATION REGISTER WRITE**



#### **FIGURE 18. CONFIGURATION REGISTER READ**

#### <span id="page-19-0"></span>*Datasheet Changes from FN6275.4*

- Added note to description on front page describing specific HDMI 1.3a features supported. Spelled out TMDS acronym.
- Added additional information to pins 74 and 95, noting that they are called  $V_D$  ESD pins and should be connected to  $V_D$  ESD via a Schottky diode.
- Fixed typo on Register 0x05's Reverse Output Order bit. It was labelled as bit 4, it is now correctly labelled as bit 3.
- Added TEST pin to Pin Descriptions table.
- Added Note 2 (emphasizing that operation above 165MHz is not guaranteed) to electrical specs.
- Changed description of register 0x03's Activity Detect bits and recommended new settings to improve accuracy of the activity detect function.
- Added note to recommend Recalibration (register 0x03b7) after supply and temp have settled.
- Changed recommended PLL Bandwidth (register 0x10) setting to 1MHz
- Added ["Tx Loading Considerations"](#page-15-3) section on [page](#page-15-3) 16.
- Updated Pb-free note to new verbiage.
- Updated Note 2 to new verbiage.

## **Metric Plastic Quad Flatpack Packages (MQFP)**



#### **MDP0055**

**14x20mm 128 LEAD MQFP (WITH AND WITHOUT HEAT SPREADER) 3.2mm FOOTPRINT**



Rev. 2 2/07

NOTES:

- 1. General tolerance: Distance ±0.100, Angle +2.5°.
- 2.  $\sqrt{1}$  Matte finish on package body surface except ejection and pin 1 marking (Ra 0.8~2.0um).
- 3. All molded body sharp corner RADII unless otherwise specified (Max RO.200).
- 4. Package/Leadframe misalignment (X, Y): Max. 0.127
- 5. Top/Bottom misalignment (X, Y): Max. 0.127
- 6. Drawing does not include plastic or metal protrusion or cutting burr.
- 7. **2** Compliant to JEDEC MS-022.



**PLANE 0.25 BASE**

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and* reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result *from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see www.intersil.com

 $\theta$  ddd $\omega$  C

**DETAIL Y**

**b e**

**L1**

**L**

**T**

**A1**

**C**