FAIRCHILD

SEMICONDUCTOR®

November 2006

FDZ493P

P-Channel 2.5V Specified PowerTrench® BGA MOSFET

–20V, –4.6A, 46mΩ

Features

■ Max $r_{DS(on)}$ = 46mΩ at V_{GS} = –4.5V, I_D = –4.6A

■ Max $r_{DS(on)}$ = 72mΩ at V_{GS} = –2.5V, I_D = –3.6A

■ Occupies only 2.25 mm² of PCB area. Less than 50% of the area of SSOT-6.

■ Ultra-thin package: less than 0.80 mm height when mounted to PCB.

■ Outstanding thermal transfer characteristics:4 times better than SSOT-6.

■ Ultra-low Qg x $r_{DS(on)}$ figure-of-merit.

■ RoHS Compliant.

General Description

Combining Fairchild's advanced 2.5V specified PowerTrench® process with state of the art BGA packaging process, the FDZ493P minimizes both PCB space and $r_{DS(on)}$. This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handing capability,ultra-low profile packaging, low gate charge, and low $r_{DS(on)}$.

Application

■ Battery management

■ Load switch

■ Battery protection

GATE   BOTTOM   TOP

MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter				Ratings	Units
V_{DS}	Drain to Source Voltage				–20	V
V_{GS}	Gate to Source Voltage				±12	V
I_D	Drain Current -Continuous	T_A = 25°C	(Note 1a)		–4.6	A
	-Pulsed				–10	
P_D	Power Dissipation	T_A = 25°C	(Note 1a)		1.7	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range				–55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	72	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
E	FDZ493P	7''	8mm	3000 units

Electrical Characteristics T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain to Source Breakdown Voltage	I_D = –250μA, V_{GS} = 0V	–20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = –250μA, referenced to 25°C		–13		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = –16V, V_{GS} = 0V			–1	μA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±12V, V_{DS} = 0V			±100	nA
On Characteristics (note 2)						
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = –250μA	–0.6	–0.8	–1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = –250μA, referenced to 25°C		3		mV/°C
$r_{DS(on)}$	Drain to Source On Resistance	V_{GS} = –4.5V, I_D = –4.6A		36	46	mΩ
		V_{GS} = –2.5V, I_D = –3.6A		58	72	
		V_{GS} = –4.5V, I_D = –4.6A, T_J=125°C		47	65	
$I_{D(on)}$	On to State Drain Current	V_{GS} = –4.5V, V_{DS} = –5V	–10			A
g_{FS}	Forward Transconductance	V_{DS} = –5V, I_D = –4.6A		13		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = –10V, V_{GS} = 0V, f = 1MHz		754		pF
C_{oss}	Output Capacitance			167		pF
C_{rss}	Reverse Transfer Capacitance			92		pF
R_g	Gate Resistance	f = 1MHz		6		Ω
Switching Characteristics (note 2)						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = –10V, I_D = –1A V_{GS} = –4.5V, R_{GEN} = 6Ω		11	20	ns
t_r	Rise Time			10	20	ns
$t_{d(off)}$	Turn-Off Delay Time			22	35	ns
t_f	Fall Time			17	31	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	V_{DS} = –10V, I_D = –4.6A V_{GS} = –4.5V		7.5	11	nC
Q_{gs}	Gate to Source Gate Charge			1.5		nC
Q_{gd}	Gate to Drain "Miller" Charge			2.0		nC
Drain-Source Diode Characteristics						
I_S	Maximum continuous Drain-Source Diode Forward Current				–1.4	A
V_{SD}	Source to Drain Diode Forward Voltage	V_{GS} = 0V, I_S = –1.4A (Note 2)		–0.7	–1.2	V
t_{rr}	Reverse Recovery Time	I_F = –4.6A, di/dt = 100A/μs		17		ns
Q_{rr}	Reverse Recovery Charge			5		nC

Notes:

1: $R_{\theta JA}$ is determined with the device mounted on a 1in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, $R_{\theta JB}$ is defined for reference. For $R_{\theta JC}$ the thermal reference point for the case is defined as the top surface of the copper chip carrier. $R_{\theta JC}$ and $R_{\theta JB}$ are guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.

a. 72°C/W when mounted on a 1 in^2 pad of 2 oz copper,1.5" X 1.5" X 0.062" thick PCB

b. 157°C/W when mounted on a minimum pad of 2 oz copper

2: Pulse Test: Pulse Width < 300μs, Duty cycle < 2.0%.

**Typical Characteristics** T_J = 25°C unless otherwise noted

Figure 1. On Region Characteristics

Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage

**Figure 3. Normalized On Resistance vs Junction Temperature**

Figure 4. On-Resistance vs Gate to Source Voltage

**Figure 5. Transfer Characteristics**

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## Typical Characteristics T_J = 25°C unless otherwise noted

Figure 7. Gate Charge Characteristics

**Figure 8. Capacitance vs Drain to Source Voltage**


Figure 9. Forward Bias Safe Operating Area


Figure 10. Single Pulse Maximum Power Dissipation

$$I = I_{25} \left[\sqrt{\frac{150 - T_A}{125}} \right]$$

NOTES:
DUTY FACTOR: D = t_1/t_2
PEAK T_J = P_{DM} x $Z_{\theta JA}$ x $R_{\theta JA}$ + T_A

Figure 11. Transient Thermal Response Curve

Dimensional Pad and Layout

TOP VIEW

1.55±0.10

GATE PIN MARK

PKG ℄

PKG ℄

1.55±0.10

0.10±0.10

A

1

A

B

LAND PATTERN RECOMMENDATION

℄

GATE

SOURCE

Ø0.30

BALL ℄

1

2

3

A

B

C

1.00

0.50

0.50

1.00

DRAIN

FRONT VIEW

0.80 MAX

0.21
0.15

SEATING PLANE

0.08 C

C

SIDE VIEW

0.26
0.24

0.32
0.28

0.50
0.45

(56°)

SOLDER BALL

BOTTOM VIEW

℄

0.15

BALL ℄

C

PKG ℄

B

GATE

A

1.00

0.50

GATE PIN MARK (HIDDEN)

1

2

3

SOLDER BALL, Ø0.30±0.03

Ø0.05 A B

0.50

1.00

NOTES: UNLESS OTHERWISE SPECIFIED

A) ALL DIMENSIONS ARE IN MILLIMETERS.
B) NO JEDEC REGISTRATION REFERENCE AS OF JULY 1999.
C) BALL/STUD CONFIGURATION TABLE

TERMINAL ID	DESIGNATION	TERMINAL TYPE
C1,C2,C3	DRAIN	COPPER STUD
A1	GATE	BALL
A2,A3,B1,B2,B3	SOURCE	BALL

BGA09CREVC

FAIRCHILD SEMICONDUCTOR TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	UltraFET®
Bottomless™	GTO™	OPTOLOGIC®	SPM™	VCX™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	Wire™
CoolFET™	I²C™	PACMAN™	SuperFET™	
CROSSVOLT™	*i-Lo*™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E²CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench®	TCM™	
FACT®	MICROCOUPLER™	QFET®	TinyBoost™	
FAST®	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic®	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Around the world.™		μSerDes™	TruTranslation™	
The Power Franchise®		ScalarPump™	UHC®	
Programmable Active Droop™				

PRODUCT STATUS DEFINITIONS
Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.