

PowerFLAT™ 5x6 HV

Figure 1: Internal schematic diagram

8

1 2 3 4

Top View

7 6 5

D(5, 6, 7, 8)

S(1, 2, 3)

N-channel 600 V, 0.400 Ω typ., 6.5 A MDmesh[™] M2 Power MOSFET in a PowerFLAT 5x6 HV package

Datasheet - production data

Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STL12N60M2	600 V	0.495 Ω	6.5 A	52 W

- Extremely low gate charge
- Excellent output capacitance (C_{OSS}) profile
- 100% avalanche tested •
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

AM15540v2

Table 1: Device summary				
Order code	Marking	Package	Packing	
STL12N60M2	12N60M2	PowerFLAT 5x6 HV	Tape and reel	

G(4)

 \bigcirc

DocID027900 Rev 1

www.st.com

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 HV package information	10
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
ID ⁽¹⁾	Drain current (continuous) at $T_{case} = 25 \text{ °C}$		А
ID	Drain current (continuous) at T _{case} = 100 °C	4.1	A
I _{DM} ⁽²⁾	Drain current (pulsed)	26	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	52	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	\//no
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature	EE to 150	°C
Tj	Operating junction temperature	-55 to 150	U

Notes:

⁽¹⁾ Limited by maximum junction temperature.

 $^{\left(2\right) }$ Pulse width is limited by safe operating area.

 $^{(3)}$ I_{SD} ≤ 6.5 A, di/dt=400 A/µs; V_Ds(peak) < V_{(BR)DSS}, V_DD = 80% V_{(BR)DSS}.

 $^{(4)}$ V_{DS} \leq 480 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.4	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

Notes:

 $^{(1)}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not repetitive	1.6	А
E _{AR} ⁽²⁾	Single pulse avalanche energy	120	mJ

Notes:

 $^{(1)}$ Pulse width limited by T_{jmax}.

 $^{(2)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

 $(T_{case} = 25 \text{ °C unless otherwise specified})$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	600			V
Zana naka walita na akazin		$V_{GS} = 0 V, V_{DS} = 600 V$			1	
I _{DSS}	I _{DSS} Zero gate voltage drain current	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \ V, \ V_{DS} = 600 \ V, \\ T_{case} = 125 \ ^{\circ}\text{C} \end{array}$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS}=0~V,~V_{GS}=\pm25~V$			±10	μA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μ A	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V_{GS} = 10 V, I_{D} = 4.5 A		0.400	0.495	Ω

Table 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	538	-	
Coss	Output capacitance	$\label{eq:VDS} \begin{array}{l} V_{\text{DS}} = 100 \ \text{V}, \ f = 1 \ \text{MHz}, \\ V_{\text{GS}} = 0 \ \text{V} \end{array}$	-	29	-	рF
C _{rss}	Reverse transfer capacitance		-	1.1	-	p.
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	106	-	pF
R _G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 9 \text{ A},$	-	16	-	
Q _{gs}	Gate-source charge	$V_{GS} = 10 \text{ V}$ (see <i>Figure 15</i> :	-	2.3	-	nC
Q _{gd}	Gate-drain charge	"Gate charge test circuit")	-	8.5	-	

Notes:

 $^{(1)}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 4.5 \text{ A}$	-	9.2	-	
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$ (see <i>Figure 14: "Switching</i>	-	9.2	-	
t _{d(off)}	Turn-off delay time	times test circuit for	-	56	-	ns
t _f	Fall time	resistive load" and Figure 19: "Switching time waveform")	-	18	-	



Electrical characteristics


Table 8: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{SD}	Source-drain current		-		9	А	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		36	А	
V _{SD} ⁽²⁾	Forward on voltage	V_{GS} = 0 V, I_{SD} = 9 A	-		1.6	V	
t _{rr}	Reverse recovery time	$I_{SD}=9~A,~di/dt=100~A/\mu s,$	-	284		ns	
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.4		μC	
I _{RRM}	Reverse recovery current		-	17		А	
t _{rr}	Reverse recovery time	$I_{\text{SD}} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	404		ns	
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	3.5		μC	
I _{RRM}	Reverse recovery current		-	17.5		A	


Notes:


 $^{\left(1\right) }$ Pulse width is limited by safe operating area.


⁽²⁾ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.













0.2 -75

-25


25


75

125

T_i (°C)

Electrical characteristics





0.88 -75

-25

25

75


125


T_i (°C)


57

DocID027900 Rev 1

3 Test circuits







DocID027900 Rev 1


51

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



Package information






57

Package information

	Table 9: PowerFLAT™ 5x6 HV mechanical data					
Dim		mm				
Dim.	Min.	Тур.	Max.			
A	0.80		1.00			
A1	0.02		0.05			
A2		0.25				
b	0.30		0.50			
D	5.00	5.20	5.40			
E	5.95	6.15	6.35			
D2	4.30	4.40	4.50			
E2	3.10	3.20	3.30			
е		1.27				
L	0.50	0.55	0.60			
К	1.90	2.00	2.10			





DocID027900 Rev 1

4.2 PowerFLAT[™] 5x6 packing information






Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape





Package information





Revision history 5

Table 10: Document revision history

Date	Revision	Changes
22-May-2015	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

