

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



CY62157G/CY62157GE MoBL

8-Mbit (512K × 16-bits) Static RAM with **Error-Correcting Code (ECC**

Features

■ Ultra-low standby current

□ Typical standby current: 1.4 µA

☐ Maximum standby current: 6.5 µA

■ High speed: 45 ns

■ Voltage range: 1.65 V to 3.6 V

■ Embedded Error-Correcting Code (ECC) for single-bit error

correction

■ 1.0 V data retention

■ Transistor-transistor logic (TTL) compatible inputs and outputs

■ Available in Pb-free 48-ball VFBGA, 44-TSOP II and 48-pin TSOP I packages

Functional Description

CY62157G and CY62157GE are high-performance CMOS low-power (MoBL®) SRAM device with Embedded Error-Correcting Code. ECC logic can detect and correct single bit error in accessed location.

This device is offered in dual chip enable option. Dual chip enable devices are accessed by asserting both chip enable inputs - CE₁ as LOW and CE₂ as HIGH.

Data writes are performed by asserting the Write Enable input (WE LOW), and providing the data and address on device data $(I/O_0$ through $I/O_{15})$ and address $(A_0$ through $A_{18})$ pins respectively. The Byte High/Low Enable (BHE, BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O₈ through I/O_{15} and BLE controls I/O_0 through I/O_7 .

Data reads are performed by asserting the Output Enable (OE) input and providing the required address on the address lines. Read data is accessible on I/O lines (I/O₀ through I/O₁₅). Byte accesses can be performed by asserting the required byte enable signal (BHE, BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (CE1 HIGH/CE2 LOW for dual chip enable device), or control signals are de-asserted (OE, BLE, BHE).

These devices also have a unique "Byte Power down" feature, where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enable(s), thereby saving power.

The CY62157G and CY62157GE devices are available in a Pb-free 48-ball VFBGA, 44-TSOP II and 48-pin TSOP I packages. See the Logic Block Diagram - CY62157G on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 1M × 8-bit device. See the Pin Configurations on page 5.

Product Portfolio


| | | | | | Power | Dissipation | |
|------------|------------|---------------------------|-------------|---------------------------|--------------------------|---------------------------|-----------|
| Product | Pango | V. Pango (V) | Speed (ns) | Operating | I I _{CC} , (mA) | Standby | L (πΔ) |
| | Range | V _{CC} Range (V) | Speeu (IIS) | f = f _{max} | | Standby, | ISB2 (PA) |
| | | | | Typ ^[1] | Max | Typ ^[1] | Max |
| CY62157G18 | Industrial | 1.65 V-2.2 V | 55 | 18 | 22 | 2.0 | 8 |
| CY62157G30 | Industrial | 2.2 V-3.6 V | 45 | 18 | 25 | 1.4 | 6.5 |

Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 Document Number: 002-27323 Rev. *C


Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V) and V_{CC} = 1.8V (for V_{CC} range of 1.65 V–2.2 V), T_A = 25 °C.



Logic Block Diagram - CY62157G



Logic Block Diagram - CY62157GE



CY62157G/CY62157GE MoBL



Contents

| Pin Configurations | 4 |
|----------------------------------|---|
| Maximum Ratings | |
| Operating Range | |
| DC Electrical Characteristics | 6 |
| Capacitance | 7 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| Data Retention Characteristics | 8 |
| Data Retention Waveform | |
| Switching Characteristics | |
| Switching Waveforms | |
| Truth Table - CY62157G/CY62157GE | |
| ERR Output - CY62157GE | |
| • | |

| Ordering Information | 17 |
|---|----|
| Ordering Code Definitions | 17 |
| Package Diagrams | |
| Acronyms | |
| Document Conventions | 21 |
| Units of Measure | 21 |
| Document History Page | 22 |
| Sales, Solutions, and Legal Information | 23 |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC [®] Solutions | 23 |
| Cypress Developer Community | |
| Technical Support | |



Pin Configurations

Figure 1. 48-ball VFBGA Pinout (Top View)^[2]




Figure 2. 48-ball VFBGA Pinout (with ERR (Top View))[2]





Figure 3. 44-pin TSOP II Pinout (Top View)[2]



Note

^{2.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configurations (continued)

Figure 4. 48-pin TSOP I Pinout (Top View)[3, 4]





Figure 5. 48-pin TSOP I Pinout (with ERR (Top View)) $^{[3,\ 4]}$



- 3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 4. Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 512K × 16 SRAM. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 1M × 8 configuration, Pin 45 is the extra address line A19, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used and can be left floating.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Output current into outputs (LOW)20 mA |
|--|
| Static discharge voltage (HBM) (MIL-STD-883, Method 3015)>2001 V |
| (IVIIL-31D-003, IVIELITOU 3013) |
| Latch-up current>140 mA |

Operating Range

| Grade | Ambient Temperature | V _{CC} |
|------------|---------------------|-----------------------------------|
| Industrial | –40 °C to +85 °C | 1.65 V to 2.2 V 2.2 V to 3.6 V |

DC Electrical Characteristics

Over the Operating Range of -40 °C to 85 °C

| D | December 1 | | Total Constitutions | | | 45/55 ns | | | |
|---------------------------------|--|-----------------|---|--------------------------|------------|---------------------------|---------------------------|------|--|
| Parameter | Descrip | otion | Test Conditions | | Min | Typ ^[6] | Max | Unit | |
| | | 1.65 V to 2.2 V | V_{CC} = Min, I_{OH} = -0.1 mA | | 1.4 | _ | _ | | |
| V_{OH} | Output HIGH voltage | 2.2 V to 2.7 V | V_{CC} = Min, I_{OH} = -0.1 mA | | 2 | _ | _ | V | |
| | linage | 2.7 V to 3.6 V | V _{CC} = Min, I _{OH} = -1.0 mA | | 2.4 | _ | Typ ^[6] Max - | | |
| | | 1.65 V to 2.2 V | V _{CC} = Min, I _{OL} = 0.1 mA | | - | _ | 0.2 | | |
| V_{OL} | Output LOW voltage | 2.2 V to 2.7 V | V _{CC} = Min, I _{OL} = 0.1 mA | | - | _ | 0.4 | V | |
| | ronago | 2.7 V to 3.6 V | V _{CC} = Min, I _{OL} = 2.1 mA | | | _ | 0.4 | | |
| | | 1.65 V to 2.2 V | _ | | 1.4 | _ | V _{CC} + 0.2 | | |
| V _{IH} | Input HIGH voltage | 2.2 V to 2.7 V | _ | | 1.8 | _ | V _{CC} + 0.3 | V | |
| | Voltago | 2.7 V to 3.6 V | _ | | 2 | _ | V _{CC} + 0.3 | | |
| | Input LOW voltage ^[6] | 1.65 V to 2.2 V | _ | | -0.2 | _ | 0.4 | | |
| V_{IL} | | 2.2 V to 2.7 V | - | | -0.3 | - | 0.6 | V | |
| | Voltago | 2.7 V to 3.6 V | _ | | | _ | 0.8 | | |
| I _{IX} | Input leakage curr | ent | $GND \le V_{IN} \le V_{CC}$ | | -1 | _ | +1 | | |
| I _{OZ} | Output leakage cu | ırrent | GND ≤ V _{OUT} ≤ V _{CC} , Output disa | bled | – 1 | _ | +1 | μA | |
| | | | | f = 22.22 MHz (45 ns) | _ | 18 | 25 | | |
| I _{CC} | V _{CC} operating sup | oply current | V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels | f = 18.18 MHz (55 ns) | - 18 22 | | 22 | mA | |
| | | | | f = 1 MHz | - | 6 | 7 | | |
| [7] | Automatic power of current – CMOS i V _{CC} = 2.2 to 3.6 V | nputs; | $\begin{split} \overline{CE_1} &\geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V,} \\ (\overline{BHE} \text{ and } \overline{BLE}) &\geq V_{CC} - 0.2 \text{ V,} \\ V_{IN} &\geq V_{CC} - 0.2 \text{ V,} V_{IN} \leq 0.2 \text{ V,} \\ f &= f_{max} \text{ (address and data only),} \\ f &= 0 \text{ (OE, and } \overline{WE), } V_{CC} = V_{CC(max)} \end{split}$ | | _ | 1.4 | 6.5 | | |
| I _{SB1} ^[7] | Automatic power of current – CMOS i V _{CC} = 1.65 to 2.2 | nputs; | | | - | 2.0 | 8.0 | μА | |

- 5. $V_{IL(min)} = -2.0 \text{ V}$ and $V_{IH(max)} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V) and V_{CC} = 1.8V (for V_{CC} range of 1.65 V–2.2 V), T_A = 25 °C.
- 7. Chip enables (\overline{CE}_1) and (\overline{CE}_2) must be tied to CMOS levels to meet the $||_{SB1}/||_{SB2}/||_{CCDR}$ spec. Other inputs can be left floating.
- 8. The I_{SB2} limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.

Page 7 of 23



DC Electrical Characteristics (continued)

Over the Operating Range of -40 °C to 85 °C

| Parameter | Description | Description Test Conditions | | | 45/55 ns | | | |
|--|--|--|----------------------|---|---------------------------|-----|------|--|
| Parameter | Description | | | | Typ ^[6] | Max | Unit | |
| Automatic power down current – CMOS inputs V_{CC} = 2.2 to 3.6 V | | $\overline{CE_1} > V_{CC} = 0.2 \text{ V or } CE_2 < 0.2 \text{ V}.$ | 25 °C ^[8] | - | 1.4 | 2.8 | μΑ | |
| | V _{CC} = 2.2 to 3.6 V | $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$ | 40 °C ^[8] | _ | _ | 3.5 | | |
| | | | 70 °C ^[8] | _ | _ | 5.5 | | |
| | $f = 0$, $V_{CC} = V_{CC(max)}$ | 85 °C | _ | _ | 6.5 | | | |
| | Automatic power down current – CMOS inputs V _{CC} = 1.65 to 2.2 V | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | | _ | 2.0 | 8.0 | μА | |

Notes

- 5. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V) and V_{CC} = 1.8V (for V_{CC} range of 1.65 V–2.2 V), T_A = 25 °C.
- 7. Chip enables $(\overline{\text{CE}}_1 \text{ and CE}_2)$ must be tied to CMOS levels to meet the $I_{\text{SB}2}/I_{\text{SCDR}}$ spec. Other inputs can be left floating.
- 8. The I_{SB2} limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.

Capacitance

| Parameter ^[9] | Description | Test Conditions | Max | Unit |
|--------------------------|--------------------|---|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | 1A = 23 G, 1 = 1 Wil 12, VCC = VCC(typ) | 10 | ρι |

Thermal Resistance

| Parameter ^[9] | Description | Test Conditions | 48-pin TSOP I | 48-ball VFBGA | 44-TSOP II | Unit |
|--------------------------|---------------------------------------|---|---------------|---------------|------------|------|
| | | | | 36.92 | 65.91 | °C/W |
| I(H) | Thermal resistance (junction to case) | Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit-board | 9.73 | 13.55 | 13.96 | C/VV |

Note


Document Number: 002-27323 Rev. *C

^{9.} Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms



| Parameters | 1.8 V | 2.5 V | 3.0 V | Unit |
|-----------------|-------|-------|-------|------|
| R1 | 13500 | 16667 | 1103 | Ω |
| R2 | 10800 | 15385 | 1554 | |
| R _{TH} | 6000 | 8000 | 645 | |
| V _{TH} | 0.8 | 1.20 | 1.75 | V |

Data Retention Characteristics

Over the Operating Range


| Parameter | Description | Conditions | Min | Typ ^[15] | Max | Unit |
|---------------------------------------|---|---|-------|----------------------------|-----|------|
| V_{DR} | V _{CC} for data retention | | 1 | - | _ | V |
| | | | _ | 4.0 | 9.0 | |
| I _{CCDR} ^[11, 12] | Data retention current (For 3.3V Typical Device) | | - | 3.2 | _ | |
| | | | _ | - 1.4 6.5 | μΑ | |
| I _{CCDR} ^[11, 12] | Data retention current (For 1.8V Typical Device) | $\begin{split} & 1.2 \text{ V} < \text{V}_{\text{CC}} \leq 2.2 \text{ V}, \\ & \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \leq 0.2 \text{ V}, \\ & (\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$ | _ | 5.0 | 9.0 | |
| t _{CDR} ^[13] | Chip deselect to data retention time | _ | 0 | _ | _ | _ |
| t _R ^[14] | Operation recovery time | - | 45/55 | _ | - | ns |

- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.
- 11. Chip enables ($\overline{\text{CE}}_1$ and CE_2) must be tied to CMOS levels to meet the $I_{\text{SB}2}/I_{\text{SD}2}/I_{\text{CCDR}}$ spec. Other inputs can be left floating.
- 12. I_{CCDR} is guaranteed only after the device is firs powered up to V_{CC} (min) and then brought down to V_{DR} .
- 13. Tested initially and after any design or process changes that may affect these parameters.
- 14. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \, \mu s$ or stable at $V_{CC(min)} \ge 100 \, \mu s$.



Data Retention Waveform

Figure 7. Data Retention Waveform^[15]



Note

15. \overline{BHE} . \overline{BLE} is the AND of both \overline{BHE} and \overline{BLE} . Deselect the chip by either disabling the chip enable signals or by disabling both \overline{BHE} and \overline{BLE} .



Switching Characteristics

| D | D | 45 | 5 ns | 55 | ns | 11.14 |
|---------------------------------|--|-----|------|-----|-----|-------|
| Parameter ^[16] | Description | Min | Max | Min | Max | Unit |
| Read Cycle | | | | • | • | |
| t _{RC} | Read cycle time | 45 | _ | 55 | _ | |
| t _{AA} | Address to data valid/Address LOW to ERR valid | _ | 45 | _ | 55 | |
| t _{OHA} | Data hold from address change | 10 | _ | 10 | _ | |
| t _{ACE} | CE ₁ LOW and CE ₂ HIGH to data valid/CE LOW to ERR valid | _ | 45 | - | 55 | |
| t _{DOE} | OE LOW to data valid/OE LOW to ERR valid | _ | 22 | _ | 25 | |
| t _{LZOE} | OE LOW to Low Z ^[17] | 5 | _ | 5 | _ | |
| t _{HZOE} | OE HIGH to High Z ^[17, 18] | _ | 18 | _ | 18 | ns |
| t _{LZCE} | CE ₁ LOW and CE ₂ HIGH to Low-Z ^[17] | 10 | _ | 10 | _ | |
| t _{HZCE} | CE ₁ HIGH and CE ₂ LOW to High-Z ^[17, 18] | _ | 18 | _ | 18 | |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to power-up | 0 | _ | 0 | _ | |
| t _{PD} | CE ₁ HIGH and CE ₂ LOW to power-down | _ | 45 | _ | 55 | |
| t _{DBE} | BLE / BHE LOW to data valid | _ | 45 | _ | 55 | |
| t _{LZBE} | BLE / BHE LOW to Low-Z ^[17] | 5 | _ | 5 | _ | |
| t _{HZBE} | BLE / BHE HIGH to High-Z ^[17, 18] | _ | 18 | _ | 18 | |
| Write Cycle ^[19, 20] | j | | | | | |
| t _{WC} | Write cycle time | 45 | _ | 55 | _ | |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to write end | 35 | _ | 40 | _ | |
| t _{AW} | Address setup to write end | 35 | _ | 40 | _ | |
| t _{HA} | Address hold from write end | 0 | _ | 0 | _ | |
| t _{SA} | Address setup to write start | 0 | _ | 0 | - | |
| t _{PWE} | WE pulse width | 35 | _ | 40 | _ | ns |
| t _{BW} | BLE / BHE LOW to write end | 35 | _ | 40 | _ | |
| t _{SD} | Data setup to write end | 25 | - | 25 | _ | |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | |
| t _{HZWE} | WE LOW to High-Z ^[17, 18] | _ | 18 | _ | 20 | |
| t _{LZWE} | WE HIGH to Low-Z ^[17] | 10 | _ | 10 | _ | |

Notes

Document Number: 002-27323 Rev. *C

^{16.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

 $^{17.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.$

^{18.} t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

^{19.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write

^{20.} The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, $\overline{\text{OE}}$ LOW) should be equal to the sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 8. Read Cycle No. 1 of CY62157G (Address Transition Controlled)^[21, 22]






Figure 9. Read Cycle No. 2 (OE Controlled)[22, 23, 24]



- 21. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} .
- 22. WE is HIGH for read cycle.
- 23. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH.
- 24. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Figure 10. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[25,\ 26,\ 27,\ 28]}$



^{25.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.

^{26.} The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both $= V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates


^{27.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{28.} The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, $\overline{\text{OE}}$ LOW) should be equal to the sum of t_{HZWE} and t_{SD} .

^{29.} During this period, the I/Os are in output state. Do not apply input signals.



Figure 11. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) $^{[30,\ 31,\ 32]}$



^{30.} For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.


^{31.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{32.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{33.} During this period, the I/Os are in output state. Do not apply input signals.



Figure 12. Write Cycle No. 3 (BHE/BLE Controlled, OE LOW)[34, 35, 36, 37]



^{34.} For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.

^{35.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.


^{36.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{37.} The minimum write cycle pulse width for Write Cycle No. 3 ($\overline{BHE/BLE}$ Controlled, \overline{OE} LOW) should be equal to the sum of t_{HZWE} and t_{SD} .

^{38.} During this period, the I/Os are in output state. Do not apply input signals.



Figure 13. Write Cycle No. 4 ($\overline{\text{WE}}$ Controlled)[39, 40, 41]



^{39.} The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

40. Data I/O is high impedance if OE = V_{IH}.

^{41.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

^{42.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table - CY62157G/CY62157GE

| BYTE [43] | CE ₁ | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power | Configuration |
|-------------------|-------------------|-------------------|----|----|-----|-----|--|---------------------|----------------------------|--------------------|
| X ^[44] | Н | X ^[44] | Х | Х | Х | Х | High-Z | Deselect/Power-down | Standby (I _{SB}) | 1M × 8/512K× 16 |
| Х | X ^[44] | L | Х | Х | Х | Х | High-Z | Deselect/Power-down | Standby (I _{SB}) | 1M × 8/512K× 16 |
| Х | X ^[44] | X ^[44] | Х | Х | Н | Н | High-Z | Deselect/Power-down | Standby (I _{SB}) | 512K × 16 |
| Н | L | Н | Н | L | L | L | Data Out (I/O ₀ –I/O ₁₅) | Read | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | Н | L | Н | L | Data Out (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | Н | L | L | Н | High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | Н | Н | L | Н | High-Z | Output disabled | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | Н | Н | Н | L | High-Z | Output disabled | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | Н | Н | L | L | High-Z | Output disabled | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | L | Х | L | L | Data In (I/O ₀ –I/O ₁₅) | Write | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | L | Х | Н | L | Data In (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) | 512K × 16 |
| Н | L | Н | L | Х | L | Н | High-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) | 512K × 16 |
| L | L | Н | Н | L | Х | Х | Data Out (I/O ₀ –I/O ₇) | Read | Active (I _{CC}) | 1M × 8 |
| L | L | Н | Н | Н | Х | Х | High-Z | Output disabled | Active (I _{CC}) | 1M × 8 |
| L | L | Н | L | Х | Х | Х | Data In (I/O ₀ –I/O ₇) | Write | Active (I _{CC}) | 1M × 8 |

ERR Output - CY62157GE

| Output ^[45] | Mode |
|------------------------|--|
| 0 | Read operation, no single-bit error in the stored data. |
| 1 | Read operation, single-bit error detected and corrected. |
| High-Z | Device deselected / outputs disabled / Write operation |

^{43.} This pin is available only in the 48-pin TSOP I package. Tie the BYTE to V_{CC} to configure the device in the 512K × 16 option. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal to V_{SS}.

44. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.


45. ERR is an Output pin. If not used, this pin should be left floating.



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|--------------------|--------------------|--|--------------------|
| | CY62157G30-45BVXI | | 10 L IIV/5D0 A (0 0 A) (DI 6) | |
| | CY62157G30-45BVXIT | 51-85150 | 48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48 | |
| 45 | CY62157GE30-45BVXI | | . asiags 5525.52.15 | |
| 45 | CY62157G30-45ZSXI | 51-85087 | 44-pin TSOP II (Pb-free) | Industrial |
| | CY62157G30-45ZXI | 51-85183 | 48-pin TSOP I (12 × 18.4 × 1.0 mm) (Pb-free) | industrial |
| | CY62157GE30-45ZXI | 31-03103 | 40-piii 130F 1 (12 ^ 10.4 ^ 1.0 lilili) (Fb-liee) | |
| 55 | CY62157G18-55BVXI | 51-85150 | 48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48 | |
| | CY62157G18-55BVXIT | 31-03130 | | |


Ordering Code Definitions





Package Diagrams

Figure 14. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



| 01/44001 | | DIMENSIONS | | |
|----------|-------------|------------|------|--|
| SYMBOL | MIN. | NOM. | MAX. | |
| Α | - | | 1.00 | |
| A1 | 0.16 | - | - | |
| A2 | • | - | 0.81 | |
| D | | 8.00 BSC | | |
| E | | 6.00 BSC | | |
| D1 | 5.25 BSC | | | |
| E1 | 3.75 BSC | | | |
| MD | 8 | | | |
| ME | 6 | | | |
| n | | 48 | | |
| Øь | 0.25 | 0.30 | 0.35 | |
| eE | 0.75 BSC | | | |
| eD | 0.75 BSC | | | |
| SD | 0.375 BSC | | | |
| SE | E 0.375 BSC | | | |

NOTES:


- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14,5M-2009,
- ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 I IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MO X ME.
- DIMENSION "5" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE
 THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
 "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, $"SD" = eD/2 \; AND \; "SE" = eE/2.$
- ** INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
 ** A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 *I



Package Diagrams (continued)


Figure 15. 44-pin TSOP II Package Outline, 51-85087





Package Diagrams (continued)

Figure 16. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



| SYMBOL | DIMENSIONS | | |
|----------|-------------|------|------|
| STIVIBOL | MIN. | NOM. | MAX. |
| Α | _ | _ | 1.20 |
| A1 | 0.05 | _ | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b1 | 0.17 | 0.20 | 0.23 |
| b | 0.17 | 0.22 | 0.27 |
| c1 | 0.10 | - | 0.16 |
| С | 0.10 | _ | 0.21 |
| D | 20.00 BASIC | | |
| D1 | 18.40 BASIC | | |
| Е | 12.00 BASIC | | |
| е | 0.50 BASIC | | |
| L | 0.50 | 0.60 | 0.70 |
| θ | 0° | _ | 8 |
| R | 0.08 | _ | 0.20 |
| N | | 48 | |

NOTES

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE

DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE
LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

& LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Table 1. Acronyms used in this Document

| Acronym | Description |
|---------|---|
| BHE | byte high enable |
| BLE | byte low enable |
| CE | chip enable |
| CMOS | complementary metal oxide semiconductor |
| ECC | error-correcting code |
| I/O | input/output |
| ŌĒ | output enable |
| SRAM | static random access memory |
| TTL | transistor-transistor logic |
| VFBGA | very fine-pitch ball grid array |
| WE | write enable |

Document Conventions

Units of Measure

Table 2. Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μA | microamperes |
| μs | microseconds |
| mA | milliamperes |
| mm | millimeters |
| ns | nanoseconds |
| Ω | ohms |
| % | percent |
| pF | picofarads |
| V | volts |
| W | watts |



Document History Page

| Document Title: CY62157G/CY62157GE MoBL, 8-Mbit (512K × 16-bits) Static RAM with Error-Correcting Code (ECC) Document Number: 002-27323 | | | | | |
|---|---------|--------------------|-----------------------|--|--|
| Rev. | ECN No. | Submission Date | Description of Change | | |
| *C | 6814364 | 02/28/2020 | Release to web. | | |

Document Number: 002-27323 Rev. *C Page 22 of 23



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

cypress.com/touch cypress.com/usb

cypress.com/wireless

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Memory Microcontrollers

PSoC

Power Management ICs
Touch Sensing

USB Controllers
Wireless Connectivity

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2019-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-27323 Rev. *C Revised February 28, 2020 Page 23 of 23