ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

16-bit transceiver with direction pin, 30 Ω series termination resistors; 5 V tolerant input/output; 3-state

Rev. 6 — 23 November 2011

Product data sheet

1. General description

The 74LVC162245A; 74LVCH162245A are 16-bit transceivers with non-inverting 3-state bus compatible outputs in both send and receive directions. Two send/receive (nDIR) inputs control direction, and two output enable ($n\overline{OE}$) inputs make cascading easy. The $n\overline{OE}$ inputs control the outputs so that the buses are effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V and 5 V applications.

The 74LVCH162245A bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

Both HIGH and LOW output stages include 30 Ω series termination resistors to reduce line noise.

2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Multibyte flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Integrated 30 Ω termination resistors
- High-impedance when V_{CC} = 0 V
- All data inputs have bus hold (74LVCH162245A only)
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C




16-bit transceiver with direction pin; 30 Ω resistors; 3-state

3. Ordering information

Table 1.	Ordering information	on
----------	----------------------	----

Type number	Package						
	Temperature range	Name	Description	Version			
74LVC162245ADL	–40 °C to +125 °C	SSOP48	plastic shrink small outline package; 48 leads;	SOT370-1			
74LVCH162245ADL			body width 7.5 mm				
74LVC162245ADGG	–40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package;	SOT362-1			
74LVCH162245ADGG			48 leads; body width 6.1 mm				


4. Functional diagram




NXP Semiconductors

74LVC162245A; 74LVCH162245A

16-bit transceiver with direction pin; 30 Ω resistors; 3-state






16-bit transceiver with direction pin; 30 Ω resistors; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.	Pin description			
Name		Pin	Description	
1DIR		1	direction control input	
2DIR		24	direction control input	
GND		4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)	
V _{CC}		7, 18, 31, 42	supply voltage	
1 <mark>OE</mark>		48	output enable input (active LOW))
2 <mark>0E</mark>		25	output enable input (active LOW))
1A[0:7]		47, 46, 44, 43, 41, 40, 38, 37	data input/output	
2A[0:7]		36, 35, 33, 32, 30, 29, 27, 26	data input/output	
1B[0:7]		2, 3, 5, 6, 8, 9, 11, 12	data input/output	
2B[0:7]		13, 14, 16, 17, 19, 20, 22, 23	data input/output	
74LVC_LVCH162	245A	All information provided in this document	is subject to legal disclaimers.	© NXP B.V. 2011. All rights reserved.

Product data sheet

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

6. Functional description

Table 3. Function table^[1]

Input	Input C nOE nDIR r		
nOE	nDIR	nAn	nBn
L	L	A = B	inputs
L	Н	inputs	B = A
Н	Х	Z	Z

[1] H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high-impedance OFF-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
Vo	output voltage	output HIGH or LOW state	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[2]</u> –0.5	+6.5	V
I _O	output current	$V_{O} = 0$ V to V_{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	<u>[3]</u>	500	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] Above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

8. Recommended operating conditions

Table 5.	Recommended operating conditi	ons				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V _{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V}$ to 3.6 V	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	85 °C	-40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Мах	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
	voltage	V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
VIL	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
voltage	V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V	
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
output voltage	$I_O = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	$V_{CC}-0.2$	V_{CC}	-	$V_{CC}-0.3$	-	V	
		I _O = −2 mA; V _{CC} = 1.65 V	1.2	-	-	1.05	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	I_{O} = 100 µA; V_{CC} = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		$I_0 = 2 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_{O} = 6 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_{O} = 12 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
lı	input leakage current	V _{CC} = 3.6 V; [2] V _I = 5.5 V or GND	1 -	±0.1	±5	-	±20	μA

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

Symbol	Parameter	Conditions		-40) °C to +85	°C	-40 °C to	o +125 ℃	Unit
				Min	Typ[1]	Max	Min	Max	
loz	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 3.6 \ V; \\ V_{O} = 5.5 \ V \text{ or } GND; \end{array}$	<u>[2][3]</u>	-	±0.1	±5	-	±20	μA
OFF	power-off leakage current	V_{CC} = 0 V; V_{I} or V_{O} = 5.5 V		-	±0.1	±10	-	±20	μA
l _{cc}	supply current			-	0.1	20	-	80	μA
∆l _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_I = V_{CC} - 0.6 V; I_O = 0 A$		-	5	500	-	5000	μA
Cı	input capacitance	$V_{CC} = 0 V$ to 3.6 V; V ₁ = GND to V _{CC}		-	5.0	-	-	-	pF
C _{I/O}	input/output capacitance	$V_{CC} = 0 V \text{ to } 3.6 V;$ $V_{I} = GND \text{ to } V_{CC}$		-	10.0	-	-	-	pF
BHL	bus hold	$V_{CC} = 1.65 \text{ V}; \text{ V}_{I} = 0.58 \text{ V}$	[4][5]	10	-	-	10	-	μA
	LOW current	$V_{CC} = 2.3 \text{ V}; \text{ V}_{I} = 0.7 \text{ V}$		30	-	-	25	-	μA
	current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 0.8 \text{ V}$		75	-	-	60	-	μA
внн	bus hold	$V_{CC} = 1.65 \text{ V}; \text{ V}_{I} = 1.07 \text{ V}$	[4][5]	-10	-	-	-10	-	μA
	HIGH	$V_{CC} = 2.3 \text{ V}; \text{ V}_{I} = 1.7 \text{ V}$		-30	-	-	-25	-	μA
	current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$		-75	-	-	-60	-	μA
BHLO	bus hold	V _{CC} = 1.95 V	[4][6]	200	-	-	200	-	μA
	LOW	V _{CC} = 2.7 V		300	-	-	300	-	μA
	overdrive current	V _{CC} = 3.6 V		500	-	-	500	-	μA
внно	bus hold	V _{CC} = 1.95 V	[4][6]	-200	-	-	-200	-	μA
	HIGH	V _{CC} = 2.7 V		-300	-	-	-300	-	μA
	overdrive current	V _{CC} = 3.6 V		-500	-	-	-500	-	μA

Table 6. Static characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

[2] The bus hold circuit is switched off when $V_I > V_{CC}$ allowing 5.5 V on the input terminal.

[3] For I/O ports the parameter I_{OZ} includes the input leakage current.

[4] Valid for data inputs only. Control inputs do not have a bus hold circuit.

[5] The specified sustaining current at the data input holds the input below the specified V_I level.

[6] The specified overdrive current at the data input forces the data input to the opposite logic input state.

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions		T _{amb} =	–40 °C to	+85 °C	–40 °C to	+125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t _{pd}	propagation	nAn to nBn; nBn to nAn; see Figure 5	[2]						
	delay	V _{CC} = 1.2 V		-	12	-	-	-	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		1.5	6.6	16.0	1.5	18.4	ns
		V_{CC} = 2.3 V to 2.7 V		1.0	3.5	7.8	1.0	9.1	ns
		$V_{CC} = 2.7 V$		1.0	3.5	6.7	1.0	9.5	ns
		$V_{CC} = 3.0 V$ to 3.6 V		1.0	2.9	5.7	1.0	8.5	ns
t _{en}	enable time	n OE to nAn, nBn; see <u>Figure 6</u>	[2]						
		V _{CC} = 1.2 V		-	18	-	-	-	ns
	$V_{CC} = 1.65 \text{ V}$ to 1.95 V		2.0	7.7	17.2	2.0	19.8	ns	
		V_{CC} = 2.3 V to 2.7 V		1.5	4.3	9.4	1.5	10.9	ns
		$V_{CC} = 2.7 V$		1.5	4.6	8.5	1.5	9.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.0	3.5	7.5	1.0	7.5	ns
t _{dis}	disable time	nOE to nAn, nBn; see <u>Figure 6</u>	[2]						
		V _{CC} = 1.2 V		-	10	-	-	-	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		2.8	4.6	11.0	2.8	12.7	ns
		V_{CC} = 2.3 V to 2.7 V		1.0	2.6	6.3	1.0	7.3	ns
		$V_{CC} = 2.7 V$		1.5	3.4	7.5	1.5	11.0	ns
		$V_{CC} = 3.0 V$ to 3.6 V		1.5	3.2	6.5	1.5	8.5	ns
C _{PD}	power	per input; $V_I = GND$ to V_{CC}	[3]						
	dissipation capacitance	$V_{CC} = 1.65 \text{ V}$ to 1.95 V		-	10.4	-	-	-	pF
	capacitarice	V_{CC} = 2.3 V to 2.7 V		-	14.0	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	17.2	-	-	-	pF

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.

- [2] t_{pd} is the same as t_{PLH} and t_{PHL}. t_{en} is the same as t_{PZL} and t_{PZH}. t_{dis} is the same as t_{PLZ} and t_{PHZ}.
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

- f_i = input frequency in MHz; f_o = output frequency in MHz
- C_L = output load capacitance in pF


V_{CC} = supply voltage in Volts


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}{}^2 \times f_{o})$ = sum of the outputs

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

11. Waveforms





Supply voltage	V _M	Input							
V _{CC}		VI	$t_r = t_f$	V _X	V _Y				
1.2 V	$0.5 imes V_{CC}$	V _{CC}	\leq 2.5 ns	V _{OL} + 0.15 V	V _{OH} – 0.15 V				
1.65 V to 1.95 V	$0.5\times V_{CC}$	V _{CC}	\leq 2.5 ns	V _{OL} + 0.15 V	V _{OH} – 0.15 V				
2.3 V to 2.7 V	$0.5\times V_{CC}$	V _{CC}	\leq 2.5 ns	V _{OL} + 0.15 V	V _{OH} – 0.15 V				
2.7 V	1.5 V	2.7 V	\leq 2.5 ns	V_{OL} + 0.3 V	$V_{OH} - 0.3 \ V$				
3.0 V to 3.6 V	1.5 V	2.7 V	\leq 2.5 ns	V _{OL} + 0.3 V	$V_{OH} - 0.3 \ V$				

16-bit transceiver with direction pin; 30 Ω resistors; 3-state




Table	9.	Test	data

Supply voltage	Input		Load		V _{EXT}		
	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
1.2 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND
1.65 V to 1.95 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND
2.3 V to 2.7 V	V _{CC}	\leq 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND
2.7 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND
3.0 V to 3.6 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

12. Package outline




Fig 8. Package outline SOT370-1 (SSOP48)

All information provided in this document is subject to legal disclaimers.

16-bit transceiver with direction pin; 30 Ω resistors; 3-state




Fig 9. Package outline SOT362-1 (TSSOP48)

All information provided in this document is subject to legal disclaimers.

74LVC_LVCH162245A

© NXP B.V. 2011. All rights reserved.

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

13. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CDM	Charged Device Model			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

14. Revision history

Table 11. Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVCH162245A v.6	20111123	Product data sheet	-	74LVC_LVCH162245A v.5
Modifications:		f this document has beer NXP Semiconductors.	n redesigne	ed to comply with the new identity
	 Legal texts h 	ave been adapted to the	new comp	any name where appropriate.
	• <u>Table 5,</u> Tabl	<u>e 6, Table 7</u> and <u>Table 9</u> :	values add	led for lower voltage ranges.
74LVC_LVCH162245A v.5	20031208	Product specification	-	74LVC_H162245A v.4
74LVC_H162245A v.4	19980217	Product specification	-	74LVC162245A_74LVCH162245A v.3
74LVC162245A_ 74LVCH162245A v.3	19980217	Product specification	-	74LVC162245A v.2
74LVC162245A v.2	19970801	Product specification	-	74LVC162245A v.1
74LVC162245A v.1	-	-	-	-

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

14 of 16

NXP Semiconductors

74LVC162245A; 74LVCH162245A

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

74LVC162245A; 74LVCH162245A

16-bit transceiver with direction pin; 30 Ω resistors; 3-state

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms 9
12	Package outline 11
13	Abbreviations 13
14	Revision history 13
15	Legal information 14
15.1	Data sheet status 14
15.2	Definitions 14
15.3	Disclaimers
15.4	Trademarks 15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 November 2011 Document identifier: 74LVC_LVCH162245A