DATA SHEET

GENERAL DESCRIPTION

The 843011 is a Fibre Channel Clock Generator. The 843011 uses a 26.5625MHz crystal to synthesize 106.25MHz or a 25MHz crystal to synthesize 100MHz. The 843011 has excellent <1ps phase jitter performance, over the 637kHz – 10MHz integration range. The 843011 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 26.5625MHz 18pF parallel resonant crystal
- Output frequency: 106.25MHz or 100MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 100MHz, using a 25MHz crystal (637kHz 10MHz): 0.80ps (typical)
- RMS phase noise at 106.25MHz

Phase noise:

Offset	Noise Power
100Hz	92.8 dBc/Hz
1kHz	119.6 dBc/Hz
10kHz	129.5 dBc/Hz
100kHz	130.5 dBc/Hz

- 3.3V operating supply
- Available in lead-free (RoHS 6) package
- -40°C to 85°C ambient operating temperature

FREQUENCY TABLE

Crystal (MHz)	Output Frequency (MHz)
26.5625	106.25
25	100

BLOCK DIAGRAM

PIN ASSIGNMENT




TABLE 1. PIN DESCRIPTIONS

Number	Name	Тур	De	Description
1	V _{CCA}	Power		Analog supply pin.
2	V _{EE}	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	nc	Unused		No connect.
6, 7	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.
8	V _{cc}	Power		Core supply pin.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{J\!A}}$	101.7°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V^{}_{\rm CC}$ = 3.3V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{CCA}	Analog Supply Current	included in I _{EE}			12	mA
I	Power Supply Current				93	mA

Table 3B. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V $_{cc}$ - 2V.


TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		25		26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF


Table 5. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Output Frequency		93.33		113.33	MHz
RMS Phase Jitter (Random);	106.25MHz; Integration Range: 637KHz - 10MHz		0.80		ps
NOTE 1	100MHz; Integration Range: 637KHz - 10MHz		0.80		ps
Output Rise/Fall Time	20% to 80%	300		600	ps
Output Duty Cycle		48		52	%
	Output Frequency RMS Phase Jitter (Random); NOTE 1 Output Rise/Fall Time	Output Frequency106.25MHz;RMS Phase Jitter (Random);Integration Range: 637KHz - 10MHzNOTE 1100MHz;Integration Range: 637KHz - 10MHzOutput Rise/Fall Time20% to 80%	Output Frequency93.33RMS Phase Jitter (Random); NOTE 1106.25MHz; Integration Range: 637KHz - 10MHz100MHz; Integration Range: 637KHz - 10MHzOutput Rise/Fall Time20% to 80%300	Output Frequency93.33Output Frequency93.33RMS Phase Jitter (Random); NOTE 1106.25MHz; Integration Range: 637KHz - 10MHz0.800.80100MHz; Integration Range: 637KHz - 10MHz0.80Output Rise/Fall Time20% to 80%300	Output Frequency93.33113.33Output Frequency93.33113.33RMS Phase Jitter (Random); NOTE 1106.25MHz; Integration Range: 637KHz - 10MHz0.800.80100MHz; Integration Range: 637KHz - 10MHz0.80Output Rise/Fall Time20% to 80%300600

NOTE 1: Please refer to the Phase Noise Plot.



FEMTOCLOCKS® CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR



PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843011 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC} , and V_{CCA} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 Ω resistor along with a 10 μ F and a .01 μ F bypass capacitor should be connected to each V_{CCA} pin.





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 843011 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.



APPLICATION SCHEMATIC

Figure 3A shows a schematic example of the 843011. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18

pF parallel resonant 26.5625MHz crystal is used for generating 106.25MHz output frequency. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.




FIGURE 3A. 843011 SCHEMATIC EXAMPLE

PC BOARD LAYOUT EXAMPLE

Figure 3B shows an example of 843011 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in




FIGURE 3B. 843011 PC BOARD LAYOUT EXAMPLE

the *Table 6*. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.

 TABLE 6.
 FOOTPRINT TABLE

Reference	Size
C1, C2	0402
C3	0805
C4, C5	0603
R2	0603

NOTE: Table 6, lists component sizes shown in this layout example.

Power Considerations

This section provides information on power dissipation and junction temperature for the 843011. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843011 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 93mA = 322.2mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power MAX (3.465V, with all outputs switching) = 322.2mW + 30mW = 352.2mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: $85^{\circ}C + 0.352W * 90.5^{\circ}C/W = 116.9^{\circ}C$. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).


TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 8-PIN TSSOP, FORCED CONVECTION

θ _{JA} by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	0 101.7°C/W	1 90.5°C/W	2.5 89.8°C/W		



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 4*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination

voltage of V_{cc}- 2V.

• For logic high, $V_{OUT} = V_{OH_{MAX}} = V_{CC_{MAX}} - 0.9V$

```
(V_{CCO_{MAX}} - V_{OH_{MAX}}) = 0.9V
```

• For logic low, $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$

 $(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



RELIABILITY INFORMATION

TABLE 7. $\boldsymbol{\theta}_{\mathsf{JA}} \mathsf{vs.}$ Air Flow Table for 8 Lead TSSOP

θ _{JA} by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	0 101.7°C/W	1 90.5°C/W	2.5 89.8°C/W		

TRANSISTOR COUNT

The transistor count for 843011 is: 2436



PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

Millimeters		
Minimum	Maximum	
8		
	1.20	
0.05	0.15	
0.80	1.05	
0.19	0.30	
0.09	0.20	
2.90	3.10	
6.40 BASIC		
4.30	4.50	
0.65 BASIC		
0.45	0.75	
0°	8°	
	0.10	
	Minimum 0.05 0.80 0.19 0.09 2.90 6.40 B 4.30 0.65 B 0.45	

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Package	Temperature
843011AGLF	011AL	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843011AGLFT	011AL	8 lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET							
Rev	Table	Page	Description of Change	Date			
В	3A	3	Power Supply DC Characteristics Table - added I _{CCA} spec.	8/23/04			
В	Т9	12	Ordering Information Table - corrected count from 154 to 100.	10/13/04			
В	Т9	12	Ordering Information Table - corrected Lead-Free marking from 3011AL to 011AL.	10/20/04			
		1 6	Changed ambient operating temperature bullet from -30°C to 85°C to -40°C to 85°C and throughout data sheet.				
В		7	Crystal Input Interface - changed capacitor C2 value from 27p to 22p.	12/10/04			
			Application Schematic - corrected schematic to reflect Crystal Input Interface change.				
В	Т9	12	Ordering Information Table - deleted tube count in Shipping Packaging column.	1/26/07			
В	Т9	12 14	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/26/10			
В	Т9	12	Ordering Information - removed leaded devices. Updated data sheet format.	9/25/15			



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>