

3.3 V Stereo Audio DAC with 2 VRMS Line Output

Features

- Multi-bit Delta-Sigma Modulator
- 106 dB A-wt Dynamic Range
- -93 dB THD $+N$
- Single-ended Ground Centered Analog **Architecture**
	- No DC-blocking Capacitors Required
	- Integrated Step-up/Inverting Charge Pump
	- Filtered Line-level Outputs
	- Selectable 1 or 2 V_{RMS} Full-scale Output
- Low Clock-jitter Sensitivity
- Low-latency Digital Filtering
- Supports Sample Rates up to 192 kHz
- 24-bit Resolution
- +3.3 V Charge Pump and Core Logic, +3.3 V Analog, and +0.9 to 3.3 V Interface Power Supplies
- Low Power Consumption
- 24-pin QFN, Lead-free Assembly

Description

The CS4353 is a complete stereo digital-to-analog system including digital interpolation, fifth-order multi-bit delta-sigma digital-to-analog conversion, digital de-emphasis, analog filtering, and on-chip $2 V_{RMS}$ line-level driver from a 3.3 V supply.

The advantages of this architecture include ideal differential linearity, no distortion mechanisms due to resistor matching errors, no linearity drift over time and temperature, high tolerance to clock jitter, and a minimal set of external components.

The CS4353 is available in a 24-pin QFN package in Commercial (-40°C to +85°C) grade. The CDB4353 Customer Demonstration Board is also available for device evaluation and implementation suggestions. Please see ["Ordering Information" on page 25](#page-24-0) for complete details.

These features are ideal for cost-sensitive, 2-channel audio systems including video game consoles, DVD players and recorders, A/V receivers, set-top boxes, digital TVs, mini-component systems, and mixing consoles.

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

1. PIN DESCRIPTIONS

CIRRUS LOGIC[®]

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

 $AGND = DNGD = CPGND = 0 V$; all voltages with respect to ground.

Notes: 1. VCP and VA must be supplied with the same nominal voltage. Additional current draw will occur if the supply voltages applied to VCP and VA differ by more than 0.5 V.

ABSOLUTE MAXIMUM RATINGS

 $AGND = DNGD = CPGND = 0 V$; all voltages with respect to ground.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

DAC ANALOG CHARACTERISTICS

Test conditions (unless otherwise specified): $T_A = 25 °C$; VCP = VA = 3.3 V; AOUT_REF = AGND = DGND = CPGND = 0 V; VBIAS, VFILT+/-, and FLYP/N+/- capacitors as shown in [Figure 3 on page 12](#page-11-1); input test signal is a 997 Hz sine wave at 0 dBFS; measurement bandwidth 10 Hz to 20 kHz.

Notes: 2. Measured at the output of the external LPF on AOUTx as shown in [Figure 3 on page 12](#page-11-1).

- 3. One-half LSB of triangular PDF dither is added to data.
- 4. Measured with the specified minimum AC-Load Resistance present on the AOUTx pins.
- 5. Measured between the AOUTx and AOUT REF pins.
- 6. External impedance between the AOUTx pin and the load will lower the voltage delivered to the load.
- 7. V_{PP} is the controlling specification. V_{RMS} specification valid for sine wave signals only.

Note that for sine wave signals: $V_{RMS} = \frac{V_{PP}}{c}$ $2\surd2$ $=\frac{vpp}{\sqrt{v}}$

8. Measured with AOUT_REF connected directly to ground. External impedance between AOUT_REF and ground will lower the AOUT_REF rejection.

9. SDIN = 0. AOUT_REF input test signal is a 60 Hz, 50 mVpp sine wave. Measured by applying the test

signal into the AOUT_REF pin and measuring the resulting output amplitude on the AOUTx pin. Spec-

ification calculated by: $AOR_{dB} = 20 \cdot log_{10} \left(\frac{AOUT_REF}{AOUT_REF_AC} \right)$ $= 20 \cdot log_{10} \left(\frac{AOUT_REF}{AOUT_REF-AOUT_X} \right)$

10. Applying a DC voltage on the AOUT_REF pin will cause a DC offset on the DAC output. See [Section](#page-12-3) [4.1.3](#page-12-3) for more information.

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs.

Notes: 11. Response is clock-dependent and will scale with Fs.

- 12. For Single- and Double-Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs. For Quad-Speed Mode, the Measurement Bandwidth is from stopband to 1.34 Fs.
- 13. De-emphasis is available only in Single-Speed Mode.
- 14. Amplitude vs. Frequency plots of this data are available in ["Digital Filter Response Plots" on page 21](#page-20-0).

SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE

Figure 1. Serial Input Timing

DIGITAL INTERFACE CHARACTERISTICS

Test conditions (unless otherwise specified): AGND = DGND = CPGND = 0 V; all voltages with respect to ground.

INTERNAL POWER-ON RESET THRESHOLD VOLTAGES

Test conditions (unless otherwise specified): AGND = DGND = CPGND = 0 V; all voltages with respect to ground.

Figure 2. Power-on Reset Threshold Sequence

DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise specified): $VCP = VA = VL = 3.3 V$; AGND = DGND = CPGND = 0 V; SDIN = 0; [all voltag](#page-10-2)es with respect to ground.

Notes: 15. Current consumption increases with increasing sample rate and increasing MCLK frequency. Typical values are based on Fs = 48 kHz and MCLK = 12.288 MHz. Maximum values are based on highest sample rate and highest MCLK frequency; see [Switching Specifications - Serial Audio Interface](#page-8-0). Variance between speed modes is small.

- 16. Power-down is defined as RESET pin = Low with all clock and data lines held static low. All digital inputs have a weak pull-down (approximately 50 kΩ) which is only present during reset. Opposing this pulldown will slightly increase the power-down current.
- 17. Valid with the recommended capacitor value on VBIAS as shown in the typical connection diagram in [Section 3.](#page-11-1)
- 18. Typical voltage shown for "Initialization State", see [Section 4.8.](#page-16-0) Typical voltage may be up to 1.5 V lower during normal operation.

2.1 Digital I/O Pin Characteristics

Input and output levels and associated power supply voltage are shown in [Table 1.](#page-10-1) Logic levels should not exceed the corresponding power supply voltage.

Table 1. Digital I/O Pin Characteristics

3. TYPICAL CONNECTION DIAGRAM

Figure 3. Typical Connection Diagram

4.1 Line Outputs

4.1.1 Ground-centered Outputs

An on-chip charge pump creates both positive and negative high-voltage supplies, which allows the fullscale output swing to be centered around ground. This eliminates the need for large DC-blocking capacitors which create audible pops at power-on, allows the CS4353 to deliver a larger full-scale output at lower supply voltages, and provides improved bandwidth frequency response.

4.1.2 Full-scale Output Amplitude Control

The full-scale output voltage amplitude is selected via the 1_2VRMS pin. When the pin is connected to VL, the full-scale output voltage at the AOUTx pins is approximately 2 V_{RMS} . When the pin is connected to GND, the full-scale output voltage at the AOUTx pins is approximately 1 V_{RMS} . Additional impedance between the AOUTx pin and the load will lower the voltage delivered to the load. See the [DAC Analog](#page-6-0) [Characteristics](#page-6-0) table for the complete specifications of the full-scale output voltage.

4.1.3 Pseudo-differential Outputs

The CS4353 implements a pseudo-differential output stage. The AOUT_REF input is intended to be used as a pseudo-differential reference signal. This feature provides common mode noise rejection with singleended signals. [Figure 4](#page-12-4) shows a basic diagram outlining the internal implementation of the pseudo-differential output stage, including a recommended stereo pseudo-differential output topology. If pseudo-differential output functionality is not required, simply connect the AOUT_REF pin to ground next to the CS4353. If a split-ground design is used, the AOUT_REF pin should be connected to AGND. See the [Ab](#page-5-2)[solute Maximum Ratings](#page-5-2) table for the maximum allowable voltage on the AOUT REF pin. Applying a DC voltage on the AOUT REF pin will cause a DC offset on the DAC output.

Figure 4. Stereo Pseudo-differential Output

4.2 Sample Rate Range/Operational Mode Detect

The CS4353 operates in one of three operational modes. The device will auto-detect the correct mode when the input sample rate (Fs), defined by the LRCK frequency, falls within one of the ranges illustrated in [Table 2](#page-13-0). Sample rates outside the specified range for each mode are not supported. In addition to a valid LRCK frequency, a valid serial clock (SCLK) and master clock (MCLK) must also be applied to the device for speed mode auto-detection; see [Figure 9](#page-17-0).

Table 2. CS4353 Operational Mode Auto-Detect

4.3 System Clocking

The device requires external generation of the master (MCLK), left/right (LRCK) and serial (SCLK) clocks. The left/right clock, defined also as the input sample rate (Fs), must be synchronously derived from the MCLK signal according to specified ratios. The specified ratios of MCLK to LRCK, along with several standard audio sample rates and the required MCLK frequency, are illustrated in [Tables 3](#page-13-1)[-5.](#page-13-3)

Refer to [Section 4.4](#page-14-3) for the required SCLK timing associated with the selected Digital Interface Format and to ["Switching Specifications - Serial Audio Interface" on page 9](#page-8-0) for the maximum allowed clock frequencies.

Table 3. Single-speed Mode Standard Frequencies

Table 4. Double-speed Mode Standard Frequencies

Table 5. Quad-speed Mode Standard Frequencies

4.4 Digital Interface Format

The device will accept audio samples in either I²S or Left-Justified digital interface formats, as illustrated in [Table 6](#page-14-2).

The desired format is selected via the ¹²S/LJ pin. For an illustration of the required relationship between the LRCK, SCLK and SDIN, see [Figures 5](#page-14-0)[-6.](#page-14-1) For all formats, SDIN is valid on the rising edge of SCLK. Also, SCLK must have at least 32 cycles per LRCK period in the Left-Justified format.

For more information about serial audio formats, refer to Cirrus Logic Application Note AN282: *The 2-Channel Serial Audio Interface: A Tutorial*, available at <http://www.cirrus.com>*.*

l ² S/LJ	Description	Figure
	I ² S, up to 24-bit Data	
	Left-Justified, up to 24-bit Data	

Table 6. Digital Interface Format

Figure 5. I²S, up to 24-bit Data

Figure 6. Left-justified up to 24-bit Data

4.5 Internal High-Pass Filter

The device includes an internal digital high-pass filter. This filter prevents a constant digital offset from creating a DC voltage on the analog output pins. The filter's corner frequency is well below the audio band; see the [Combined Interpolation & On-Chip Analog Filter Response](#page-7-0) table for filter specifications.

4.6 De-emphasis Control

The device includes on-chip digital de-emphasis. [Figure 7](#page-15-0) shows the de-emphasis curve for Fs equal to 44.1 kHz. The frequency response of the de-emphasis curve scales with changes in the sample rate, Fs. The de-emphasis error will increase for sample rates other than 44.1 kHz.

When the DEM pin is connected to VL, the 44.1 kHz de-emphasis filter is activated. When the DEM pin is connected to GND, the de-emphasis filter is turned off.

Note: De-emphasis is only available in Single-Speed Mode.

4.7 Internal Power-on Reset

The CS4353 features an internal power-on reset (POR) circuit. The POR circuit allows the RESET pin to be connected to VL during power-up and power-down sequences if the external reset function is not needed. This circuit monitors the VCP supply and automatically asserts or releases an internal reset of the DAC's digital circuitry when the supply reaches defined thresholds (see ["Internal Power-on Reset Threshold Volt](#page-9-1)[ages" on page 10\)](#page-9-1). No external clocks are required for the POR circuit to function.

Figure 8. Internal Power-on Reset Circuit

When power is first applied, the POR circuit monitors the VCP supply voltage to determine when it reaches a defined threshold, V_{on1} . At this time, the POR circuit asserts the internal reset low, resetting all of the digital circuitry. Once the VCP supply reaches the secondary threshold, $V_{\text{on}2}$, the POR circuit releases the internal reset.

Note: For correct operation of the internal POR circuit, the voltage on VL must rise before or simultaneously with VCP.

When power is removed and the VCP voltage reaches a defined threshold, V_{off}, the POR circuit asserts the internal reset low, resetting all of the digital circuitry.

4.8 Initialization

When power is first applied, the DAC enters a reset (low power) state at the beginning of the initialization sequence. In this state, the AOUTx pins are weakly pulled to ground and VBIAS is connected to VA.

The device will remain in the reset state until the RESET pin is brought high. Once the RESET pin is high, the internal digital circuitry is reset and the DAC enters a power-down state until MCLK is applied. Alternatively, if no external reset control is required, the internal power-on reset can be used by tying the RESET pin to VL (see [Section 4.7](#page-15-2)).

Once MCLK is valid, the device enters an initialization state in which the charge pump powers up and charges the capacitors for both the positive and negative high-voltage supplies.

Once LRCK and SCLK are valid, the number of MCLK cycles is counted relative to the LRCK period to determine the MCLK/LRCK frequency ratio. Next, the device enters the power-up state in which the interpolation and decimation filters and delta-sigma modulators are turned on, the internal voltage reference, VBIAS, powers up to normal operation, the analog output pull-down resistors are removed, and power is applied to the output amplifiers.

After this power-up state sequence is complete, normal operation begins and analog output is generated.

If valid MCLK, LRCK, and SCLK are applied to the DAC before RESET is set high, the total time from RE-SET being set high to the analog audio output from AOUTx is less than 50 ms.

See [Figure 9](#page-17-0) for a diagram of the device's states and transition conditions.

4.9 Recommended Power-up and Power-down Sequences

4.9.1 Power-up Sequences

4.9.1.1 External RESET Power-up Sequence

Follow the power-up sequence below if the external RESET pin is used:

- 1. Hold RESET low while the power supplies are turned on.
- 2. Set the $\overline{^{12}S}/LJ$, 1_2VRMS, and DEM configuration pins to the desired state.
- 3. Provide the correct MCLK, LRCK, and SCLK signals locked to the appropriate frequencies as discussed in [Section 4.3.](#page-13-4)
- 4. After the power supplies, configuration pins, and clock signals are stable, bring RESET high. The device will initiate the power-up sequence seen in [Figure 9.](#page-17-0) The sequence will complete and audio will be output from AOUTx within 50 ms after RESET is set high.

4.9.1.2 Internal Power-on Reset Power-up Sequence

Follow the power-up sequence below if the internal power-on reset is used:

- 1. Hold RESET high (connected to VL) while the power supplies are turned on. The power-on reset circuitry will function as described in [Section 4.7](#page-15-2).
- 2. Set the I²S/LJ, 1_2VRMS, and DEM configuration pins to the desired state.
- 3. After the power supplies and configuration pins are stable, provide the correct MCLK, LRCK, and SCLK signals to progress from the 'Power-Down State' in the power-up sequence seen in [Figure 9.](#page-17-0) The sequence will complete and audio will be output from the AOUTx pins within 50 ms after valid clocks are applied.

4.9.2 Power-down Sequences

4.9.2.1 External RESET Power-down Sequence

Follow the power-down sequence below if the external RESET pin is used:

- 1. For minimal pops, set the input digital data to zero for at least 8192 consecutive samples.
- 2. Bring RESET low.
- 3. Remove the power supply voltages.

4.9.2.2 Internal Power-on Reset Power-down Sequence

Follow the power-down sequence below if the internal power-on reset is used:

- 1. For minimal pops, set the input digital data to zero for at least 8192 consecutive samples.
- 2. Remove the MCLK signal without applying any glitched pulses to the MCLK pin.
- 3. Remove the power supply voltages.

Note: A glitched pulse is any pulse that is shorter than the period defined by the minimum/maximum MCLK signal duty cycle specification and the nominal frequency of the input MCLK signal. A transient may occur on the analog outputs if the MCLK signal duty cycle specification is violated when the MCLK signal is removed during normal operation; see ["Switching Specifications - Serial Audio Interface" on page 9](#page-8-0).

4.10 Grounding and Power Supply Arrangements

As with any high-resolution converter, the CS4353 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. [Figure 3](#page-11-1) shows the recommended power arrangements, with VCP, VA, and VL connected to clean supplies. It is strongly recommended that a single ground plane be used, with the DGND, CPGND, and AGND pins all connected to this common plane. Should it be necessary to split the ground planes, the DGND and CPGND pins should be connected to the digital ground plane and the AGND pin should be connected to the analog ground plane. In this configuration, it is critical that the digital and analog ground planes be tied together with a low-impedance connection, ideally a strip of copper on the printed circuit board, at a single point near the CS4353.

All signals, especially clocks, should be kept away from the VBIAS pin in order to avoid unwanted coupling into the DAC.

4.10.1 Capacitor Placement

Decoupling capacitors should be placed as close to the device as possible, with the low-value ceramic capacitor being the closest. To further minimize impedance, these capacitors should be located on the same PCB layer as the device. If desired, all supply pins may be connected to the same supply, but a decoupling capacitor should still be placed on each supply pin. See [DC Electrical Characteristics](#page-10-0) for the voltage present across pin pairs. This is useful for choosing appropriate capacitor voltage ratings and orientation if electrolytic capacitors are used.

The CDB4353 evaluation board demonstrates the optimum layout and power supply arrangements.

5. DIGITAL FILTER RESPONSE PLOTS

Figure 10. Single-speed Stopband Rejection **Figure 11. Single-speed Transition Band**

Figure 12. Single-speed Transition Band (detail) Figure 13. Single-speed Passband Ripple

Figure 14. Double-speed Stopband Rejection **Figure 15. Double-speed Transition Band**

Figure 16. Double-speed Transition Band (detail) Figure 17. Double-speed Passband Ripple

Figure 18. Quad-speed Stopband Rejection **Figure 19. Quad-speed Transition Band**

Figure 20. Quad-speed Transition Band (detail) Figure 21. Quad-speed Passband Ripple

6. PARAMETER DEFINITIONS

Total Harmonic Distortion + Noise (THD+N)

The ratio of the RMS value of the signal to the RMS sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

Dynamic Range

The ratio of the full-scale RMS value of the signal to the RMS sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17- 1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

7. PACKAGE DIMENSIONS

24L QFN (4.00 mm BODY) PACKAGE DRAWING

Notes: 1. Dimensioning and tolerance per ASME Y 14.5M-1994.

2. Dimensioning lead width applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.

8. ORDERING INFORMATION

9. REVISION HI[STORY](#page-16-0)

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to [www.cirrus.com.](http://www.cirrus.com)

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided "AS IS" with supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of t parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE
IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT ICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIR-RUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. I TORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.