

# PCU9656 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver Rev. 1 — 8 December 2011 Produ

**Product data sheet** 

## 1. General description

The PCU9656 is a UFm I<sup>2</sup>C-bus controlled 24-bit LED driver optimized for voltage switch dimming and blinking 100 mA Red/Green/Blue/Amber (RGBA) LEDs. Each LEDn output has its own 8-bit resolution (256 steps) fixed frequency individual PWM controller that operates at 97 kHz (typical) with a duty cycle that is adjustable from 0 % to 99.6 % to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a frequency of 190 Hz and an adjustable frequency between 24 Hz to once every 10.73 seconds with a duty cycle that is adjustable from 0 % to 99.6 % to 99.6 % that is used to either dim or blink all LEDs with the same value.

Each LEDn output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCU9656 operates with a supply voltage range of 2.3 V to 5.5 V and the 100 mA open-drain outputs allow voltages up to 40 V for the LED supply.

The PCU9656 is one of the first LED controller devices in a new Ultra Fast-mode (UFm) family. UFm devices offer higher frequency (up to 5 MHz).

The active LOW Output Enable input pin  $(\overline{OE})$  blinks all the LEDn outputs and can be used to externally PWM the outputs, which is useful when multiple devices need to be dimmed or blinked together without using software control.

Software programmable LED Group and three Sub Call I<sup>2</sup>C-bus addresses allow all or defined groups of PCU9656 devices to respond to a common I<sup>2</sup>C-bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing I<sup>2</sup>C-bus commands. Six hardware address pins allow up to 64 devices on the same bus.

The Software Reset (SWRST) Call allows the master to perform a reset of the PCU9656 through the I<sup>2</sup>C-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the output NAND FETs to be OFF (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.

A new feature to control LEDn output pattern is incorporated in the PCU9656. A new control byte called 'Chase Byte' allows enabling or disabling of selective LEDn outputs depending on the value of the Chase Byte. This feature greatly reduces the number of bytes to be sent to the PCU9656 when repetitive patterns need to be displayed as in creating a marquee chasing effect.



## 2. Features and benefits

- 24 LED drivers. Each output programmable at:
  - Off
  - 🔷 On
  - Programmable LED brightness
  - Programmable group dimming/blinking mixed with individual LED brightness
- 5 MHz Ultra Fast-mode unidirectional I<sup>2</sup>C-bus interface
- 256-step (8-bit) linear programmable brightness per LEDn output varying from fully off (default) to maximum brightness using a 97 kHz PWM signal
- 256-step group brightness control allows general dimming (using a 190 Hz PWM signal) from fully off to maximum brightness (default)
- 256-step group blinking with frequency programmable from 24 Hz to 10.73 s and duty cycle from 0 % to 99.6 %
- 24 open-drain outputs can sink between 0 mA to 100 mA and are tolerant to a maximum off state voltage of 40 V. No input function.
- Output state change programmable on the Acknowledge (bit 9, this bit is always set to 1 by master) or the STOP Command to update outputs byte-by-byte or all at the same time (default to 'Change on STOP').
- Active LOW Output Enable (OE) input pin allows for hardware blinking and dimming of the LEDs
- Six hardware address pins allow 64 PCU9656 devices to be connected to the same UFm I<sup>2</sup>C-bus and to be individually programmed
- Four software programmable UFm I<sup>2</sup>C-bus addresses (one LED Group Call address and three LED Sub Call addresses) allow groups of devices to be addressed at the same time in any combination (for example, one register used for 'All Call' so that all the PCU9656s on the I<sup>2</sup>C-bus can be addressed at the same time and the second register used for three different addresses so that <sup>1</sup>/<sub>3</sub> of all devices on the bus can be addressed at the same time in a group). Software enable and disable for I<sup>2</sup>C-bus address.
- A Chase Byte allows execution of predefined ON/OFF pattern for the 24 LEDn outputs
- Software Reset feature (SWRST Call) allows the device to be reset through the UFm I<sup>2</sup>C-bus
- 25 MHz internal oscillator requires no external components
- Internal power-on reset
- Noise filter on USDA/USCL inputs
- Glitch-free LEDn outputs on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage (V<sub>DD</sub>) range of 2.3 V to 5.5 V
- 5.5 V tolerant inputs on non-LED pins
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Package offered: LQFP48


## 3. Applications

- RGB or RGBA LED drivers
- LED status information
- LED displays
- LCD backlights
- Keypad backlights for cellular phones or handheld devices

## 4. Ordering information

Table 1. Orde	Table 1. Ordering information									
Type number	Topside mark	Package								
		Name	Description	Version						
PCU9656B	PCU9656	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						


## 5. Block diagram



#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

## 6. Pinning information

#### 6.1 Pinning



#### 6.2 Pin description

Table 2.	Pin description		
Symbol	Pin	Туре	Description
$V_{SS}$	1, 6, 7, 12, 16, 21, 25, 30, 31, 36, 37, 45, 48	power supply	supply ground
LED0	2	0	LED driver 0
LED1	3	0	LED driver 1
LED2	4	0	LED driver 2
LED3	5	0	LED driver 3
LED4	8	0	LED driver 4
LED5	9	0	LED driver 5
LED6	10	0	LED driver 6
LED7	11	0	LED driver 7
A2	13	I	address input 2
A3	14	I	address input 3
A4	15	I	address input 4
LED8	17	0	LED driver 8
LED9	18	0	LED driver 9
LED10	19	0	LED driver 10

PCU9656 Product data sheet

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

Table 2.	Pin description continu	ied	
Symbol	Pin	Туре	Description
LED11	20	0	LED driver 11
A5	22	I	address input 5
n.c.	23	I	do not connect; reserved input
OE	24	I	active LOW output enable for LEDs
LED12	26	0	LED driver 12
LED13	27	0	LED driver 13
LED14	28	0	LED driver 14
LED15	29	0	LED driver 15
LED16	32	0	LED driver 16
LED17	33	0	LED driver 17
LED18	34	0	LED driver 18
LED19	35	0	LED driver 19
USCL	38	I	UFm serial clock line
USDA	39	I	UFm serial data line
V <sub>DD</sub>	40	power supply	supply voltage
LED20	41	0	LED driver 20
LED21	42	0	LED driver 21
LED22	43	0	LED driver 22
LED23	44	0	LED driver 23
A0	46	I	address input 0
A1	47	I	address input 1

## 7. Functional description

Refer to Figure 1 "Block diagram of PCU9656".

#### 7.1 Device addresses

Following a START condition, the bus master must output the address of the slave it is accessing.

There are a maximum of 64 possible programmable addresses using the six hardware address pins. One of these addresses cannot be used as it is reserved for Software Reset (SWRST), leaving a maximum of 63 addresses. Using other reserved addresses can reduce the total number of possible addresses even further.

#### 7.1.1 Regular UFm I<sup>2</sup>C-bus slave address

The UFm I<sup>2</sup>C-bus slave address of the PCU9656 is shown in <u>Figure 3</u>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW externally.

**Remark:** Using reserved I<sup>2</sup>C-bus addresses will interfere with other devices, but only if the devices are on the bus and/or the bus will be open to other I<sup>2</sup>C-bus systems at some later date. In a closed system where the designer controls the address assignment these addresses can be used since the PCU9656 treats them like any other address. The LED All Call and Software Reset and PCA9564 or PCA9665 slave address (if on the bus) can never be used for individual device addresses.

- PCU9656 LED All Call address (1110 000) and Software Reset (0000 0110) which are active on start-up
- PCA9564 (0000 000) or PCA9665 (1110 000) slave address which is active on start-up
- 'reserved for future use' I<sup>2</sup>C-bus addresses (0000 011, 1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)
- slave devices that are designed to respond to the General Call address (0000 000)
- High-speed mode (Hs-mode) master code (0000 1XX)

				slav	e add	lress			₩ (' ↓
		0	A5	A4	A3	A2	A1	A0	0
	hardware selectable 002aag248								
Fig 3.	Slave address								

The last bit of the address byte defines the operation to be performed. No Read available with UFm. For UFM I<sup>2</sup>C-bus, there is only write operation in slave device.

#### 7.1.2 LED All Call UFm I<sup>2</sup>C-bus address

- Default power-up value (ALLCALLADR register): E0h or 1110 000
- Programmable through I<sup>2</sup>C-bus (volatile programming)
- At power-up, LED All Call I<sup>2</sup>C-bus address is enabled

See Section 7.3.9 "ALLCALLADR, LED All Call UFm I<sup>2</sup>C-bus address" for more detail.

**Remark:** The default LED All Call I<sup>2</sup>C-bus address (E0h or 1110 000) must not be used as a regular I<sup>2</sup>C-bus slave address since this address is enabled at power-up. All of the PCU9656s on the I<sup>2</sup>C-bus will respond to the address if sent by the I<sup>2</sup>C-bus master.


#### 7.1.3 LED Sub Call UFm I<sup>2</sup>C-bus addresses

- 3 different UFm I<sup>2</sup>C-bus addresses can be used
- Default power-up values:
  - SUBADR1 register: E2h or 1110 001
  - SUBADR2 register: E4h or 1110 010
  - SUBADR3 register: E8h or 1110 100
- Programmable through UFm I<sup>2</sup>C-bus (volatile programming)
- At power-up, all Sub Call UFm I<sup>2</sup>C-bus addresses are disabled

See <u>Section 7.3.8 "SUBADR1 to SUBADR3, UFm I<sup>2</sup>C-bus subaddress 1 to 3"</u> for more detail.

#### 7.1.4 Software Reset UFm I<sup>2</sup>C-bus address

The address shown in Figure 4 is used when a reset of the PCU9656 needs to be performed by the master. The Software Reset address (SWRST Call) must be used with  $\overline{W}$  = logic 0. If  $\overline{W}$  = logic 1, the PCU9656 does not recognize the SWRST. See Section 7.6 "Software reset" for more detail.




**Remark:** The Software Reset UFm I<sup>2</sup>C-bus address is a reserved address and cannot be used as a regular UFm I<sup>2</sup>C-bus slave address or as an LED All Call or LED Sub Call address.

#### 7.2 Control register

Following the slave address, LED All Call address or LED Sub Call address, the bus master will send a byte to the PCU9656, which will be stored in the Control register.

The lowest 6 bits are used as a pointer to determine which register will be accessed (D[5:0]). The highest bit is used as Auto-Increment Flag (AIF).

This bit along with the MODE1 register bit 5 and bit 6 provide the Auto-Increment feature. Bit 6 of the Control register is not used.



When the Auto-Increment Flag is set (AIF = logic 1), the six low order bits of the Control register are automatically incremented after a write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AI0 values of MODE1 register.

#### Table 3. Auto-Increment options

AIF	Al1[1]	AI0 <sup>[1]</sup>	Function
0	0	0	no Auto-Increment
1	0	0	Auto-Increment for all registers. D[5:0] roll over to 0h after the last register 26h is accessed.
1	0	1	Auto-Increment for individual brightness registers only. D[5:0] roll over to 02h after the last register (19h) is accessed.
1	1	0	Auto-Increment for global control registers and CHASE register. D[5:0] roll over to 1Ah after the last register (1Ch) is accessed.
1	1	1	Auto-Increment for individual brightness registers; global control registers and CHASE register. D[5:0] roll over to 02h after the last register (1Ch) is accessed.

[1] Al1 and Al0 come from MODE1 register.

**Remark:** Other combinations not shown in <u>Table 3</u> (AIF + AI[1:0] = 001b, 010b and 011b) are reserved and must not be used for proper device operation.

AIF + AI[1:0] = 000b is used when the same register must be accessed several times during a single I<sup>2</sup>C-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

AIF + AI[1:0] = 100b is used when all the registers must be sequentially accessed, for example, power-up programming.

AIF + AI[1:0] = 101b is used when the 24 LED drivers must be individually programmed with different values during the same I<sup>2</sup>C-bus communication, for example, changing color setting to another color setting.

AIF + AI[1:0] = 110b is used when the LED drivers must be globally programmed with different settings during the same I<sup>2</sup>C-bus communication, for example, global brightness or blinking change.

AIF + AI[1:0] = 111b is used when the 24 LED drivers must be individually programmed with different values in addition to global programming.

Only the 6 least significant bits D[5:0] are affected by the AIF, AI1 and AI0 bits.

When the Control register is written, the register entry point determined by D[5:0] is the first register that will be addressed (write operation), and can be anywhere between 0h and 26h (as defined in <u>Table 4</u>). When AIF = 1, the Auto-Increment Flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AIF, AI1 and AI2. See <u>Table 3</u> for rollover values. For example, if MODE1 register bit AI1 = 0 and AI0 = 1 and if the Control register = 1010 0000, then the register addressing sequence will be (in hex):

 $20 \rightarrow 21 \rightarrow ... \rightarrow 26 \rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow ... \rightarrow 19 \rightarrow 02 \rightarrow 03 \rightarrow ... \rightarrow 19 \rightarrow 02 ...$  as long as the master keeps writing data.

#### 7.3 Register definitions

Table 4. Register summary<sup>[1][2]</sup> Register number D5 D4 D3 D2 D1 D0 Name Function Туре (hex) MODE1 00 0 0 0 0 0 0 write only Mode register 1 01 0 0 0 0 0 MODE2 write only Mode register 2 1 02 0 0 0 0 1 0 PWM0 write only brightness control LED0 03 0 0 0 0 1 1 PWM1 brightness control LED1 write only 04 0 0 0 0 0 PWM2 brightness control LED2 1 write only 0 0 0 1 0 1 PWM3 05 write only brightness control LED3 06 0 0 0 1 1 0 PWM4 brightness control LED4 write only 07 0 0 0 brightness control LED5 1 1 PWM5 write only 1 0 0 1 0 0 0 80 PWM6 brightness control LED6 write only 09 0 0 1 0 0 1 PWM7 write only brightness control LED7 0A 0 0 1 0 1 0 PWM8 write only brightness control LED8 0 0 0 0B 1 1 1 PWM9 write only brightness control LED9 0C 0 0 1 1 0 0 **PWM10** write only brightness control LED10 0D 0 0 1 1 0 **PWM11** write only brightness control LED11 1 0 0 1 0E 1 1 0 **PWM12** brightness control LED12 write only 0F 0 0 **PWM13** 1 1 1 1 write only brightness control LED13 10 0 1 0 0 0 0 PWM14 write only brightness control LED14 0 0 0 0 1 1 PWM15 11 write only brightness control LED15 12 0 1 0 0 1 0 **PWM16** write only brightness control LED16 13 0 1 0 0 1 1 **PWM17** write only brightness control LED17

```
All information provided in this document is subject to legal disclaimers.
```

#### **NXP Semiconductors**

# PCU9656

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

Register number (hex)	D5	D4	D3	D2	D1	D0	Name	Туре	Function
14	0	1	0	1	0	0	PWM18	write only	brightness control LED18
15	0	1	0	1	0	1	PWM19	write only	brightness control LED19
16	0	1	0	1	1	0	PWM20	write only	brightness control LED20
17	0	1	0	1	1	1	PWM21	write only	brightness control LED21
18	0	1	1	0	0	0	PWM22	write only	brightness control LED22
19	0	1	1	0	0	1	PWM23	write only	brightness control LED23
1A	0	1	1	0	1	0	GRPPWM	write only	group duty cycle control
1B	0	1	1	0	1	1	GRPFREQ	write only	group frequency
1C	0	1	1	1	0	0	CHASE	write only	chase control
1D	0	1	1	1	0	1	LEDOUT0	write only	LEDn output state 0
1E	0	1	1	1	1	0	LEDOUT1	write only	LEDn output state 1
1F	0	1	1	1	1	1	LEDOUT2	write only	LEDn output state 2
20	1	0	0	0	0	0	LEDOUT3	write only	LEDn output state 3
21	1	0	0	0	0	1	LEDOUT4	write only	LEDn output state 4
22	1	0	0	0	1	0	LEDOUT5	write only	LEDn output state 5
23	1	0	0	0	1	1	SUBADR1	write only	I <sup>2</sup> C-bus subaddress 1
24	1	0	0	1	0	0	SUBADR2	write only	I <sup>2</sup> C-bus subaddress 2
25	1	0	0	1	0	1	SUBADR3	write only	I <sup>2</sup> C-bus subaddress 3
26	1	0	0	1	1	0	ALLCALLADR	write only	LED All Call I <sup>2</sup> C-bus address

#### Table 4. Register summary<sup>[1][2]</sup> ...continued

[1] Only D[5:0] = 00 0000 to 10 0110 are allowed and will be recognized. D[5:0] = 10 0111 to 11 1111 are reserved and may not be recognized.

[2] When writing to the Control register, bit 6 should be programmed with logic 0 for proper device operation.

#### 7.3.1 Mode register 1, MODE1

# Table 5. MODE1 - Mode register 1 (address 00h) bit description Leaend: \* default value.

Bit	Symbol	Access	Value	Description
7	AIF not user		0	Register Auto-Increment disabled.
		programmable	1*	Register Auto-Increment enabled (write default logic 1).
6	Al1	W	0*	Auto-Increment bit $1 = 0$ . Auto-increment range as defined in Table 3.
			1	Auto-Increment bit $1 = 1$ . Auto-increment range as defined in Table 3.
5	Al0	W	0*	Auto-Increment bit $0 = 0$ . Auto-increment range as defined in Table 3.
			1	Auto-Increment bit 0 = 1. Auto-increment range as defined in Table 3.
4	SLEEP W		0	Normal mode <sup>[1]</sup> .
		1*	Low power mode. Oscillator off <sup>[2]</sup> .	
3	SUB1	W	0*	PCU9656 does not respond to I <sup>2</sup> C-bus subaddress 1.
			1	PCU9656 responds to I <sup>2</sup> C-bus subaddress 1.
2	SUB2	W	0*	PCU9656 does not respond to I <sup>2</sup> C-bus subaddress 2.
			1	PCU9656 responds to I <sup>2</sup> C-bus subaddress 2.
1	SUB3	W	0*	PCU9656 does not respond to I <sup>2</sup> C-bus subaddress 3.
			1	PCU9656 responds to I <sup>2</sup> C-bus subaddress 3.
0	ALLCALL	W	0	PCU9656 does not respond to LED All Call I <sup>2</sup> C-bus address.
			1*	PCU9656 responds to LED All Call I <sup>2</sup> C-bus address.

 It takes 500 μs max. for the oscillator to be up and running once SLEEP bit has been set to logic 1. Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the 500 μs window.

[2] No blinking or dimming is possible when the oscillator is off.

#### 7.3.2 Mode register 2, MODE2

## Table 6. MODE2 - Mode register 2 (address 01h) bit description

Legend: \* default value.

-				
Bit	Symbol	Access	Value	Description
7	-	not user programmable	0*	reserved, write must always be a logic 0
6	-	not user programmable	0*	reserved, write must always be a logic 0
5	DMBLNK	W	0*	group control = dimming.
			1	group control = blinking.
4	INVRT	W	0*	reserved, write must always be a logic 0
3	OCH	W	0*	outputs change on STOP command <sup>[1]</sup>
			1	outputs change on ninth clock cycle (SCL)
2	-	W	1*	reserved, write must always be a logic 1
1	-	W	0*	reserved, write must always be a logic 0
0	-	W	1*	reserved, write must always be a logic 1

[1] Change of the outputs at the STOP command allows synchronizing outputs of more than one PCU9656. Applicable to registers from 02h (PWM0) to 22h (LEDOUT) only.

#### 7.3.3 PWM0 to PWM23, individual brightness control

Table 7.	PWM0 to PWM23 - PWM registers 0 to 23 (address 02h to 19h) bit description	
Legend: * c	lefault value.	

gister l	Bit	Symbol	Access	Value	Description
•		-			PWM0 Individual Duty Cycle
-					PWM1 Individual Duty Cycle
		· · ·			PWM2 Individual Duty Cycle
					PWM3 Individual Duty Cycle
		· · ·			PWM4 Individual Duty Cycle
					PWM5 Individual Duty Cycle
		· · ·			PWM6 Individual Duty Cycle
					PWM7 Individual Duty Cycle
					PWM8 Individual Duty Cycle
					PWM9 Individual Duty Cycle
/M10	7:0		W	0000 0000*	PWM10 Individual Duty Cycle
/M11		IDC11[7:0]	W	0000 0000*	PWM11 Individual Duty Cycle
/M12	7:0	IDC12[7:0]	W	0000 0000*	PWM12 Individual Duty Cycle
/M13	7:0	IDC13[7:0]	W	0000 0000*	PWM13 Individual Duty Cycle
/M14	7:0	IDC14[7:0]	W	0000 0000*	PWM14 Individual Duty Cycle
/M15	7:0	IDC15[7:0]	W	0000 0000*	PWM15 Individual Duty Cycle
/M16	7:0	IDC16[7:0]	W	0000 0000*	PWM16 Individual Duty Cycle
/M17	7:0	IDC17[7:0]	W	0000 0000*	PWM17 Individual Duty Cycle
/M18	7:0	IDC18[7:0]	W	0000 0000*	PWM18 Individual Duty Cycle
/M19	7:0	IDC19[7:0]	W	0000 0000*	PWM19 Individual Duty Cycle
/M20	7:0	IDC20[7:0]	W	0000 0000*	PWM20 Individual Duty Cycle
/M21	7:0	IDC21[7:0]	W	0000 0000*	PWM21 Individual Duty Cycle
/M22	7:0	IDC22[7:0]	W	0000 0000*	PWM22 Individual Duty Cycle
/M23	7:0	IDC23[7:0]	W	0000 0000*	PWM23 Individual Duty Cycle
	<ul> <li>YM1</li> <li>YM2</li> <li>YM3</li> <li>YM4</li> <li>YM5</li> <li>YM6</li> <li>YM7</li> <li>YM8</li> <li>YM9</li> <li>YM10</li> <li>YM11</li> <li>YM12</li> <li>YM13</li> <li>YM14</li> <li>YM15</li> <li>YM16</li> <li>YM17</li> <li>YM18</li> <li>YM19</li> <li>YM20</li> <li>YM21</li> <li>YM22</li> </ul>	YM1       7:0         YM2       7:0         YM3       7:0         YM4       7:0         YM5       7:0         YM6       7:0         YM7       7:0         YM8       7:0         YM10       7:0         YM11       7:0         YM12       7:0         YM13       7:0         YM14       7:0         YM15       7:0         YM16       7:0         YM17       7:0         YM18       7:0         YM18       7:0         YM19       7:0         YM18       7:0         YM20       7:0         YM21       7:0	M1         7:0         IDC1[7:0]           M2         7:0         IDC2[7:0]           M3         7:0         IDC3[7:0]           M4         7:0         IDC4[7:0]           M5         7:0         IDC4[7:0]           M6         7:0         IDC5[7:0]           M6         7:0         IDC6[7:0]           M6         7:0         IDC6[7:0]           M7         7:0         IDC7[7:0]           M8         7:0         IDC8[7:0]           M10         7:0         IDC9[7:0]           M11         7:0         IDC10[7:0]           M12         7:0         IDC11[7:0]           M12         7:0         IDC13[7:0]           M13         7:0         IDC13[7:0]           M14         7:0         IDC14[7:0]           M15         7:0         IDC15[7:0]           M14         7:0         IDC15[7:0]           M15         7:0         IDC16[7:0]           M16         7:0         IDC16[7:0]           M17         7:0         IDC17[7:0]           M18         7:0         IDC18[7:0]           M19         7:0         IDC20[7:0]           <	M1         7:0         IDC1[7:0]         W           M2         7:0         IDC2[7:0]         W           M3         7:0         IDC3[7:0]         W           M4         7:0         IDC4[7:0]         W           M4         7:0         IDC4[7:0]         W           M5         7:0         IDC5[7:0]         W           M6         7:0         IDC6[7:0]         W           M6         7:0         IDC7[7:0]         W           M7         7:0         IDC9[7:0]         W           M9         7:0         IDC9[7:0]         W           M10         7:0         IDC10[7:0]         W           M11         7:0         IDC11[7:0]         W           M11         7:0         IDC11[7:0]         W           M11         7:0         IDC12[7:0]         W           M13         7:0         IDC13[7:0]         W           M14         7:0         IDC14[7:0]         W           M15         7:0         IDC15[7:0]         W           M14         7:0         IDC16[7:0]         W           M15         7:0         IDC16[7:0]         W	M1         7:0         IDC1[7:0]         W         0000 0000*           M2         7:0         IDC2[7:0]         W         0000 0000*           M3         7:0         IDC3[7:0]         W         0000 0000*           M4         7:0         IDC4[7:0]         W         0000 0000*           M4         7:0         IDC4[7:0]         W         0000 0000*           M5         7:0         IDC5[7:0]         W         0000 0000*           M6         7:0         IDC6[7:0]         W         0000 0000*           M7         7:0         IDC7[7:0]         W         0000 0000*           M8         7:0         IDC9[7:0]         W         0000 0000*           M10         7:0         IDC10[7:0]         W         0000 0000*           M11         7:0         IDC11[7:0]         W         0000 0000*           M11         7:0         IDC12[7:0]         W         0000 0000*           M13         7:0         IDC13[7:0]         W         0000 0000*           M13         7:0         IDC14[7:0]         W         0000 0000*           M14         7:0         IDC15[7:0]         W         0000 0000*           M

A typical 97 kHz frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0 % duty cycle = LEDn output off) to FFh (99.6 % duty cycle = LEDn output at maximum brightness). Applicable to LEDn outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT5 registers).

$$duty\ cycle\ =\ \frac{IDCx[7:0]}{256}$$

(1)

#### 7.3.4 GRPPWM, group duty cycle control

Table 8. **GRPPWM** - Group brightness control register (address 1Ah) bit description Legend: \* default value

Address	Register	Bit	Symbol	Access	Value	Description
1Ah	GRPPWM	7:0	GDC[7:0]	W	1111 1111*	GRPPWM register

When DMBLNK bit (MODE2 register) is programmed with logic 0, a 190 Hz typical frequency signal is superimposed with the 97 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LEDn outputs to be dimmed with the same value. The value in GRPFREQ is then a 'Don't care'.

General brightness for the 24 outputs is controlled through 256 linear steps from 00h (0 % duty cycle = LEDn output off) to FFh (99.6 % duty cycle = maximum brightness). Applicable to LEDn outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT5 registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 24 Hz to 10.73 s) and GRPPWM the duty cycle (ON/OFF ratio in %).

$$duty\ cycle\ =\ \frac{GDC[7:0]}{256}\tag{2}$$

#### 7.3.5 GRPFREQ, group frequency

Table 9. **GRPFREQ - Group Frequency register (address 1Bh) bit description** Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
1Bh	GRPFREQ	7:0	GFRQ[7:0]	W	0000 0000*	GRPFREQ register

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a 'Don't care' when DMBLNK = 0. Applicable to LEDn outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT5 registers).

Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s).

global blinking period = 
$$\frac{GFRQ[7:0] + 1}{24}(s)$$
 (3)

#### 7.3.6 CHASE control

 Table 10.
 CHASE - Chase pattern control register (address 1Ch) bit description

 Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
1Ch	CHASE	7:0	CHC[7:0]	W	0000 0000*	CHASE register

CHASE is used to program the LEDn output ON/OFF pattern. The contents of the CHASE register is used to enable one of the LEDn output patterns, as indicated in <u>Table 11</u>.

By repeated, sequential access to this table via the CHASE register, a chase pattern, e.g., marquee effect, can be easily programmed with minimal number of commands. Once the CHASE register is accessed, the data bytes that follow will be used as an index value to pick the LEDn output patterns defined by <u>Table 11 "CHASE sequence"</u>.

This register always updates on ninth clock cycle (USCL). It is used to gate the  $\overline{OE}$  signal at each of the LEDn pins such that:

- $\overline{OE} = 1$ : all LEDs are off
- $\overline{OE} = 0$ : those LEDs corresponding to the 'X's in <u>Table 11</u> are on

Any write to this register takes effect at the ninth clock cycle (USCL).

#### PCU9656 Table 11.CHASE sequenceX = enabled; empty cell = disabled.

Command	Hex	LE	) cha	anne	I																					Description
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	-
00	00	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	all LEDs ON
01	01																									all LEDs OFF
02	02		Х		Х		Х		Х		Х		Х		Х		Х		Х		Х		Х		Х	<sup>1</sup> / <sub>2</sub> chase B
03	03	Х		Х		Х		Х		Х		Х		Х		Х		Х		Х		Х		Х		<sup>1</sup> / <sub>2</sub> chase A
04	04			Х			Х			Х			Х			Х			Х			Х			Х	<sup>1</sup> / <sub>3</sub> chase C
05	05		Х			Х			Х			Х			Х			Х			Х			Х		<sup>1</sup> / <sub>3</sub> chase B
06	06	Х			Х			Х			Х			Х			Х			Х			Х			<sup>1</sup> / <sub>3</sub> chase A
07	07	Х																								LTR_0_ON (1× Left to Right_STAF
08	08		Х																							LTR_1_ON
09	09			Х																						LTR_2_ON
10	0A				Х																					LTR_3_ON
11	0B					Х																				LTR_4_ON
12	0C						Х																			LTR_5_ON
13	0D							Х																		LTR_6_ON
14	0E								Х																	LTR_7_ON
15	0F									Х																LTR_8_ON
16	10										Х															LTR_9_ON
17	11											Х														LTR_10_ON
18	12												Х													LTR_11_ON
19	13													Х												LTR_12_ON
20	14														Х											LTR_13_ON
21	15															Х										LTR_14_ON
22	16																Х									LTR_15_ON
23	17																	Х								LTR_16_ON
24	18																		Х							LTR_17_ON
25	19																			Х						LTR_18_ON
26	1A																				Х					LTR_19_ON
27	1B																					Х				LTR_20_ON

**NXP Semiconductors** 

# **Table 11.** CHASE sequence ... continued X = enabled; empty cell = disabled.

	Command	Hex	LEC	) cha	anne	I																					Description
			00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	_
	28	1C																						Х			LTR_21_ON
	29	1D																							Х		LTR_22_ON
	30	1E																								Х	LTR_23_ON (1× Left to Right_END)
	31	1F	Х	Х																							2× Left to Right_START
	32	20			Х	Х																					
	33	21					Х	Х																			
	34	22							Х	Х																	
2	35	23									Х	Х															
All information arounded in this document is subject to local disclosions	36	24											Х	Х													
	37	25													Х	Х											
	38	26															Х	Х									
-	39	27																	Х	Х							
	40	28																			Х	Х					
-	41	29																					Х	Х			
	42	2A																							Х	Х	2× Left to Right_END
-	43	2B	Х	Х	Х																						3× Left to Right_START
2	44	2C				Х	Х	Х																			
	45	2D							Х	Х	Х																
	46	2E										Х	Х	Х													
	47	2F													Х	Х	Х										
	48	30																Х	Х	Х							
	49	31																			Х	Х	Х				
	50	32																						Х	Х	Х	3× Left to Right_END
2	51	33	х	Х	Х	Х																					4× Left to Right_START
	52	34					Х	Х	Х	Х																	-
NVD D V 2011 All salts sooned	53	35									Х	Х	Х	Х													
2	54	36													Х	Х	Х	Х									
1	55	37																	х	Х	Х	Х					

**NXP Semiconductors** 

24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver **PCU9656** 

# Table 11.CHASE sequence ... continuedX = enabled; empty cell = disabled.

56	Command	Hex	LE	D ch	anne	el																					Description
			00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
	56	38																					Х	Х	Х	Х	4× Left to Right_END
	57	39	Х	Х	Х	Х	Х																				5× Left to Right_START
	58	ЗA						Х	Х	Х	Х	Х															
	59	3B											Х	Х	Х	Х	Х										
	60	3C																Х	Х	Х	Х	Х					
	61	3D																					Х	Х	Х	Х	5× Left to Right_END
	62	3E	Х	Х	Х	Х	Х	Х																			6× Left to Right_START
ъ	63	3F							Х	Х	Х	Х	Х	Х													
ll infor	64	40													Х	Х	Х	Х	Х	Х							
All information provided in this document is subject to legal disclaimers	65	41																			Х	Х	Х	Х	Х	Х	6× Left to Right_END
provid	66	42	Х																							Х	1× Implode_START
ed in th	67	43		Х																					Х		
lis docu	68	44			Х																			Х			
ıment i	69	45				Х																	Х				
s subje	70	46					Х															Х					
ct to le	71	47						Х													Х						
gal dis	72	48							Х											Х							
claime	73	49								Х									Х								
ŝ	74	4A									Х							Х									
	75	4B										Х					Х										
	76	4C											Х			Х											
	77	4D												Х	Х												$1 \times Implode\_END$
	78	4E	Х	Х																					Х	Х	2× Implode_START
	79	4F			Х	Х																	Х	Х			
© NXF	80	50					Х	Х													Х	Х					
© NXP B.V. 2011. All rights reserved	81	51							Х	Х									Х	Х							
2011. A	82	52									Х	Х					Х	Х									
vll right	83	53											Х	Х	Х	Х											
s rese	84	54												Х	Х												2× Implode_END

**NXP Semiconductors** 

24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver **PCU9656** 

**4**5

# Table 11.CHASE sequence ... continuedX = enabled; empty cell = disabled.

C	Command	Hex	LE	D cha	anne	el																					Description
			00	01	02	03	04	05	06	07	80	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	-
8	35	55	Х	Х	Х																			Х	Х	Х	3× Implode_START
8	36	56				Х	Х	Х													Х	Х	Х				
8	37	57							Х	Х	Х							Х	Х	Х							
8	38	58										Х	Х	Х	Х	Х	Х										
8	39	59											Х	Х	Х	Х											
9	90	5A												Х	Х												3× Implode_END
9	91	5B	Х	Х	Х	Х																	Х	Х	Х	Х	4× Implode_START
	92	5C					Х	Х	Х	Х									Х	Х	Х	Х					
All information provided in this document is subject to legal disclaimers	93	5D									Х	Х	Х	Х	Х	Х	Х	Х									
mation 9	)4	5E											Х	Х	Х	Х											
provid 9	95	5F												Х	Х												4× Implode_END
ed in th	96	60	Х																								Left to Right_WIPE_STAR
lis doc	)7	61	Х	Х																							
ment 9	98	62	Х	Х	Х																						
subje	99	63	Х	Х	Х	Х																					
ਕੂ ਰੂ1	00	64	Х	Х	Х	Х	Х																				
1	01	65	Х	Х	Х	Х	Х	Х																			
idaime 1	02	66	Х	Х	Х	Х	Х	Х	Х																		
<sup>م</sup> 1	03	67	Х	Х	Х	Х	Х	Х	Х	Х																	
1	04	68	Х	Х	Х	Х	Х	Х	Х	Х	Х																
1	05	69	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х															
1	06	6A	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х														
1	07	6B	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х													
1	08	6C	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х												
<sup>⊚</sup>	09	6D	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х											
© NXP B.V. 2011. All rights reserved.	10	6E	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х										
2011.	11	6F	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х									
≜ nah	12	70	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х								
is reg	13	71	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х							

# **NXP Semiconductors**

24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver **PCU9656** 

#### Table 11.CHASE sequence ... continuedX = enabled; empty cell = disabled. PCU9656

	Command	Hex	LE	) cha	anne	I																					Description
			00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	-
	114	72	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х						
	115	73	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х					
	116	74	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х				
	117	75	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
	118	76	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
	119	77	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Left to Right_WIPE_END
	120	78																								Х	Right to Left_WIPE_STAR
~	121	79																							Х	Х	
All infor	122	7A																						Х	Х	Х	
All information provided in this	123	7B																					Х	Х	Х	Х	
provid	124	7C																				Х	Х	Х	Х	Х	
ed in th	125	7D																			Х	Х	Х	Х	Х	Х	
nis doci	126	7E																		Х	Х	Х	Х	Х	Х	Х	
document is subject to legal d	127	7F																	Х	Х	Х	Х	Х	Х	Х	Х	
s subje	128	80																Х	Х	Х	Х	Х	Х	Х	Х	Х	
ot to le	129	81															Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	130	82														Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
sclaimers	131	83													Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
rs.	132	84												Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	133	85											Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	134	86										Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	135	87									Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	136	88								Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
	137	89							Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
© NXP	138	8A						Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
B.<	139	8B					Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2011. All rights rese	140	8C				Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
All rig	141	8D			Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	

**PCU9656** 

24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

19 of 45

#### Table 11.CHASE sequence ... continuedX = enabled; empty cell = disabled. PCU9656

Command	Hex	LED	) cha	anne																						Description
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	-
142	8E		Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
143	8F	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Right to Left_WIPE_END
144	90																									All LEDn outputs disabled for CHASE byte = 90h to FFh. Reserved for future use. CHASE byte = FFh is used to exit the CHASE mode.

Product data sheet

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

#### 7.3.7 LEDOUT0 to LEDOUT5, LED driver output state

 Table 12.
 LEDOUT0 to LEDOUT5 - LED driver output state register (address 1Dh to 22h) bit description

Legend: *	default value.					
Address	Register	Bit	Symbol	Access	Value	Description
1Dh	LEDOUT0	7:6	LDR3	W	00*	LED3 output state control
		5:4	LDR2	W	00*	LED2 output state control
		3:2	LDR1	W	00*	LED1 output state control
		1:0	LDR0	W	00*	LED0 output state control
1Eh	LEDOUT1	7:6	LDR7	W	00*	LED7 output state control
		5:4	LDR6	W	00*	LED6 output state control
		3:2	LDR5	W	00*	LED5 output state control
		1:0	LDR4	W	00*	LED4 output state control
1Fh	LEDOUT2	7:6	LDR11	W	00*	LED11 output state control
		5:4	LDR10	W	00*	LED10 output state control
		3:2	LDR9	W	00*	LED9 output state control
		1:0	LDR8	W	00*	LED8 output state control
20h	LEDOUT3	7:6	LDR15	W	00*	LED15 output state control
		5:4	LDR14	W	00*	LED14 output state control
		3:2	LDR13	W	00*	LED13 output state control
		1:0	LDR12	W	00*	LED12 output state control
21h	LEDOUT4	7:6	LDR19	W	00*	LED19 output state control
		5:4	LDR18	W	00*	LED18 output state control
		3:2	LDR17	W	00*	LED17 output state control
		1:0	LDR16	W	00*	LED16 output state control
22h	LEDOUT5	7:6	LDR23	W	00*	LED23 output state control
		5:4	LDR22	W	00*	LED22 output state control
		3:2	LDR21	W	00*	LED21 output state control
		1:0	LDR20	W	00*	LED20 output state control

**LDRx = 00** — LED driver x is off (default power-up state).

**LDRx = 01** — LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

**LDRx = 10** — LED driver x individual brightness can be controlled through its PWMx register.

**LDRx = 11** — LED driver x individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

#### 7.3.8 SUBADR1 to SUBADR3, UFm I<sup>2</sup>C-bus subaddress 1 to 3

# Table 13. SUBADR1 to SUBADR3 - UFm I<sup>2</sup>C-bus subaddress registers 1 to 3 (address 23h to 25h) bit description

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
23h	SUBADR1	7:1	A1[7:1]	W	1110 001*	I <sup>2</sup> C-bus subaddress 1
		0	A1[0]	W only	0*	reserved (must write logic 0)
24h	SUBADR2	7:1	A2[7:1]	W	1110 010*	I <sup>2</sup> C-bus subaddress 2
		0	A2[0]	W only	0*	reserved (must write logic 0)
25h	SUBADR3	7:1	A3[7:1]	W	1110 100*	I <sup>2</sup> C-bus subaddress 3
		0	A3[0]	W only	0*	reserved (must write logic 0)

Subaddresses are programmable through the UFm I<sup>2</sup>C-bus. Default power-up values are E2h, E4h, E8h, and the device(s) will not recognize these addresses right after power-up (the corresponding SUBx bit in MODE1 register is equal to 0).

Once subaddresses have been programmed to their right values, SUBx bits need to be set to logic 1 in order to have the device recognize these addresses (MODE1 register).

Only the 7 MSBs representing the I<sup>2</sup>C-bus subaddress are valid. The LSB in SUBADRx register is a reserved bit and must write logic 0.

When SUBx is set to logic 1 in MODE1 register, the corresponding I<sup>2</sup>C-bus subaddress can be used during a UFm I<sup>2</sup>C-bus write sequence.

#### 7.3.9 ALLCALLADR, LED All Call UFm I<sup>2</sup>C-bus address

# Table 14. ALLCALLADR - LED All Call UFm I<sup>2</sup>C-bus address register (address 26h) bit description

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
26h	ALLCALLADR	7:1	AC[7:1]	W	1110 000*	ALLCALL I <sup>2</sup> C-bus address register
		0	AC[0]	W only	0*	reserved (must write logic 0)

The LED All Call I<sup>2</sup>C-bus address allows all the PCU9656s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to logic 1 (power-up default state)). This address is programmable through the I<sup>2</sup>C-bus and can be used during a UFm I<sup>2</sup>C-bus write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call I<sup>2</sup>C-bus address are valid. The LSB in ALLCALLADR register is a reserved bit and must write logic 0.

If ALLCALL bit = 0 in MODE1 register, the device does not recognize the address programmed in register ALLCALLADR.

PCU9656 Product data sheet

#### 7.4 Active LOW output enable input

The active LOW output enable  $(\overline{OE})$  pin, allows to enable or disable all the LEDn outputs at the same time.

- When a LOW level is applied to  $\overline{OE}$  pin, all the LEDn outputs are enabled as defined by the CHASE register.
- When a HIGH level is applied to  $\overline{OE}$  pin, all the LEDn outputs are high-impedance.

The  $\overline{OE}$  pin can be used as a synchronization signal to switch on/off several PCU9656 devices at the same time. This requires an external clock reference that provides blinking period and the duty cycle.

The  $\overline{OE}$  pin can also be used as an external dimming control signal. The frequency of the external clock must be high enough not to be seen by the human eye, and the duty cycle value determines the brightness of the LEDs.

**Remark:** Do not use  $\overline{OE}$  as an external blinking control signal when internal global blinking is selected (DMBLNK = 1, MODE2 register) since it will result in an undefined blinking pattern. Do not use  $\overline{OE}$  as an external dimming control signal when internal global dimming is selected (DMBLNK = 0, MODE2 register) since it will result in an undefined dimming pattern.

**Remark:** During power-down, slow decay of voltage supplies may keep LEDs illuminated. Consider disabling LEDn outputs using HIGH level applied to  $\overline{OE}$  pin.

#### 7.5 Power-on reset

When power is applied to V<sub>DD</sub>, an internal power-on reset holds the PCU9656 in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released and the PCU9656 registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, V<sub>DD</sub> must be lowered below 0.2 V to reset the device.

#### 7.6 Software reset

The Software Reset Call (SWRST Call) allows all the devices in the UFm I<sup>2</sup>C-bus to be reset to the power-up state value through a specific formatted I<sup>2</sup>C-bus command.

The SWRST Call function is defined as the following:

- 1. A START command is sent by the UFm I<sup>2</sup>C-bus master.
- The reserved SWRST UFm I<sup>2</sup>C-bus address '0000 011' with the R/W bit set to '0' (write) is sent by the I<sup>2</sup>C-bus master.
- 3. Since PCU9656 is a UFm I<sup>2</sup>C-bus device, no acknowledge is returned to the I<sup>2</sup>C-bus master.
- 4. Once the SWRST Call address has been sent, the master sends 2 bytes with two specific values (SWRST data byte 1 and byte 2): Byte 1 = A5h, Byte 2 = 5Ah. If more than 2 bytes of data are sent, they will be ignored by the PCU9656.

5. Once the right 2 bytes (SWRST data byte 1 and byte 2 only) have been sent, the master sends a STOP command to end the SWRST Call: the PCU9656 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time (t<sub>BUF</sub>).


**Remark:** The reset stage is also the standby state with the internal oscillator turned off. It takes 500  $\mu$ s for the oscillator to be up and running once the SLEEP bit has been set to a logic 1. PWM registers should not be accessed within the 500  $\mu$ s window.

#### 7.7 Individual brightness control with group dimming/blinking

A 97 kHz typical frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 24 LEDn outputs):

- A lower 190 Hz typical frequency signal with programmable duty cycle (8 bits, 256 steps) is used to provide a global brightness control.
- A programmable frequency signal from 24 Hz to <sup>1</sup>/<sub>10.73</sub> Hz (8 bits, 256 steps) with programmable duty cycle (8 bits, 256 steps) is used to provide a global blinking control.




#### Characteristics of the PCU9656 Ultra Fast-mode I<sup>2</sup>C-bus 8.

The PCU9656 LED controller uses the new Ultra Fast-mode (UFm) I<sup>2</sup>C-bus to communicate with the UFm I<sup>2</sup>C-bus capable host controller. It uses two lines for communication. They are a serial data line (USDA) and a serial clock line (USCL). The UFm is a unidirectional bus that is capable of higher frequency (up to 5 MHz). The UFm I<sup>2</sup>C-bus slave devices operate in receive-only mode. That is, only I<sup>2</sup>C writes to PCU9656 are supported.


#### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the USDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).



#### 8.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 8).



PCU9656 Product data sheet


#### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 9).




#### 8.3 Data transfer


The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one bit that is always set to 1. The master generates an extra related clock pulse.



#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

## 9. Bus transactions





PCU9656 Product data sheet PWM0 register data slave address control register PWM1 register data (cont.) All information provided in this document is subject to legal disclaimers 0 0 0 S 0 A4 A3 A2 A1 A0 1 1 0 0 0 0 A5 PŴM0 Ŵ this bit always = 1 this bit always = 1 this bit always = 1 START condition register selection this bit | always = 1 Auto-Increment on register rollover PWM22 register data PWM23 register data PWM0 register data PWM23 register data 8 December 2011 PWM22 register data (cont.) Ρ . . . this bit always = 1 STOP condition 002aag253 © NXP B.V. 2011. All rights reserved 28 of 45 This example assumes that AIF + AI[1:0] = 101b. Fig 13. Multiple writes to Individual Brightness registers only using the Auto-Increment feature


Rev. 1 ---

NXP Semiconductors

24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver **PCU9656** 

#### **NXP Semiconductors**

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver



#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

# 10. Application design-in information




Fig 15. Typical application

All information provided in this document is subject to legal disclaimers.

(4)

(5)

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

#### 10.1 Junction temperature calculation

A device junction temperature can be calculated when the ambient temperature or the case temperature is known.

When the ambient temperature is known, the junction temperature is calculated using  $\frac{\text{Equation 4}}{\text{Equation 5}}$  and the ambient temperature, junction to ambient thermal resistance and power dissipation.

$$T_j = T_{amb} + R_{th(j-a)} \times P_{tot}$$

where:

 $T_i$  = junction temperature

T<sub>amb</sub> = ambient temperature

R<sub>th(j-a)</sub> = junction to ambient thermal resistance

P<sub>tot</sub> = (device) total power dissipation

When the case temperature is known, the junction temperature is calculated using <u>Equation 5</u> and the case temperature, junction to case thermal resistance and power dissipation.

$$T_j = T_{case} + R_{th(j-c)} \times P_{tot}$$

where:

 $T_i$  = junction temperature

T<sub>case</sub> = case temperature

 $R_{th(i-c)}$  = junction to case thermal resistance

P<sub>tot</sub> = (device) total power dissipation

Here are two examples regarding how to calculate the junction temperature using junction to case and junction to ambient thermal resistance. In the first example (Section 10.1.1), given the operating condition and the junction to ambient thermal resistance, the junction temperature of PCU9656B, in the LQFP48 package, is calculated for a system operating condition in 50 °C<sup>1</sup> ambient temperature. In the second example (Section 10.1.2), based on a specific customer application requirement where only the case temperature is known, applying the junction to case thermal resistance equation, the junction temperature of the PCU9656B, in the LQFP48 package, is calculated.

All information provided in this document is subject to legal disclaimers.

PCU9656

31 of 45

<sup>1. 50 °</sup>C is a typical temperature inside an enclosed system. The designers should feel free, as needed, to perform their own calculation using the examples.

#### 10.1.1 Example 1: T<sub>i</sub> calculation when T<sub>amb</sub> is known (PCU9656B, LQFP48)

$$\begin{split} &\mathsf{R}_{th(j\text{-}a)} = 63 \ ^\circ\text{C}/\text{W} \\ &\mathsf{T}_{amb} = 50 \ ^\circ\text{C} \\ &\mathsf{LEDn} \ output \ low \ voltage \ (\mathsf{LED} \ \mathsf{V}_{OL}) = 0.5 \ \mathsf{V} \\ &\mathsf{LEDn} \ output \ current \ per \ channel = 80 \ mA \\ &\mathsf{Number} \ of \ outputs = 24 \\ &\mathsf{I}_{DD(max)} = 18 \ mA \\ &\mathsf{V}_{DD(max)} = 5.5 \ \mathsf{V} \end{split}$$

- 1. Find P<sub>tot</sub> (device total power dissipation):
  - output total power = 80 mA  $\times$  24  $\times$  0.5 V = 960 mW
  - chip core power consumption = 18 mA × 5.5 V = 99 mW
  - $P_{tot} = (960 + 99 + 10 + 10) \text{ mW} = 1059 \text{ mW}$
- 2. Find T<sub>i</sub> (junction temperature):
  - $T_j = (T_{amb} + R_{th(j-a)} \times P_{tot}) = (50 \ ^{\circ}C + 63 \ ^{\circ}C/W \times 1059 \ mW) = 116.7 \ ^{\circ}C$

#### 10.1.2 Example 2: T<sub>i</sub> calculation where only T<sub>case</sub> is known

This example uses a customer's specific application of the PCU9656B, 24-channel LED controller in the LQFP48 package, where only the case temperature ( $T_{case}$ ) is known.

 $T_j = T_{case} + R_{th(j-c)} \times P_{tot}$ , where:

$$\begin{split} &\mathsf{R}_{th(j\text{-}c)} = 18 \ ^\circ\text{C/W} \\ &\mathsf{T}_{case} \ (\text{measured}) = 94.6 \ ^\circ\text{C} \\ &\mathsf{V}_{OL} \ of \ \text{LED} \sim 0.5 \ \text{V} \\ &\mathsf{I}_{DD(max)} = 18 \ \text{mA} \\ &\mathsf{V}_{DD(max)} = 5.5 \ \text{V} \\ &\mathsf{LEDn} \ \text{output voltage } \ \text{LOW} = 0.5 \ \text{V} \\ &\mathsf{LEDn} \ \text{output current:} \\ & 60 \ \text{mA} \ \text{on} \ 1 \ \text{ports} = (60 \ \text{mA} \times 1) \\ & 50 \ \text{mA} \ \text{on} \ 6 \ \text{ports} = (50 \ \text{mA} \times 6) \\ & 40 \ \text{mA} \ \text{on} \ 2 \ \text{ports} = (40 \ \text{mA} \times 2) \\ & 20 \ \text{mA} \ \text{on} \ 12 \ \text{ports} = (20 \ \text{mA} \times 12) \\ & 1 \ \text{mA} \ \text{on} \ 3 \ \text{ports} = (1 \ \text{mA} \times 3) \end{split}$$

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

- 1. Find Ptot (device total power dissipation)
  - output current (60 mA  $\times$  1 port); output power (60 mA  $\times$  1  $\times$  0.5 V) = 30 mW
  - output current (50 mA  $\times$  6 ports); output power (50 mA  $\times$  6  $\times$  0.5 V) = 150 mW
  - output current (40 mA  $\times$  2 ports); output power (40 mA  $\times$  2  $\times$  0.5 V) = 40 mW
  - output current (20 mA  $\times$  12 ports); output power (20 mA  $\times$  12  $\times$  0.5 V) = 120 mW
  - output current (1 mA  $\times$  3 ports); output power (1 mA  $\times$  3  $\times$  0.5 V) = 1.5 mW
  - Output total power = 341.5 mW
  - chip core power consumption =  $18 \text{ mA} \times 5.5 \text{ V} = 99 \text{ mW}$

P<sub>tot</sub> (device total power dissipation) = 440.5 mW

- 2. Find T<sub>i</sub> (junction temperature):
  - $T_{j} = T_{case} + R_{th(j-a)} \times P_{tot} = 94.6 \text{ }^{\circ}\text{C} + 18 \text{ }^{\circ}\text{C/W} \times 440.5 \text{ }\text{mW} = 102.5 \text{ }^{\circ}\text{C}$

## 11. Limiting values

#### Table 15. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

			,		
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6.0	V
V <sub>I/O</sub>	voltage on an input/output pin		$V_{SS}-0.5$	5.5	V
$V_{drv(LED)}$	LED driver voltage		$V_{SS}-0.5$	40	V
I <sub>O(LEDn)</sub>	output current on pin LEDn		-	100	mA
I <sub>OL(tot)</sub>	total LOW-level output current	LED driver outputs; $V_{OL} = 0.5 V$	[1] 2400	-	mA
I <sub>SS</sub>	ground supply current	per V <sub>SS</sub> pin	-	800	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = 25 \ ^{\circ}C$	-	1.8	W
		$T_{amb} = 85 \ ^{\circ}C$	-	0.72	W
P/ch	power dissipation per channel	$T_{amb} = 25 \ ^{\circ}C$	-	100	mW
		$T_{amb} = 85 \ ^{\circ}C$	-	45	mW
Tj	junction temperature		[2] _	+125	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] Each bit must be limited to a maximum of 100 mA and the total package limited to 2400 mA due to internal busing limits.

[2] Refer to <u>Section 10.1</u> for calculation.

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

 Table 16.
 LQFP48 power dissipation and output current capability

Measurement	LQFP48
T <sub>amb</sub> = 25 °C	
maximum power dissipation (chip + output drivers)	1590 mW
maximum power dissipation (output drivers only)	1460 mW
maximum drive current per channel	$<\frac{1460 \ mW}{24-bit \times 0.5 \ V} = 121.7 \ mA$ [1]
T <sub>amb</sub> = 60 °C	
maximum power dissipation (chip + output drivers)	1030 mW
maximum power dissipation (output drivers only)	901 mW
maximum drive current per channel	$< \frac{901 \ mW}{24 - bit \times 0.5 \ V} = 75.1 \ mA$
T <sub>amb</sub> = 80 °C	
maximum power dissipation (chip + output drivers)	714 mW
maximum power dissipation (output drivers only)	585 mW
maximum drive current per channel	$< \frac{585 \ mW}{24 - bit \times 0.5 \ V} = 48.8 \ mA$

[1] This value signifies package's ability to handle more than 100 mA per output driver. The device's maximum current rating per output is 100 mA.

## 12. Thermal characteristics

Table 17.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	LQFP48	<u>1</u> 63	°C/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case	LQFP48	<u>11</u> 18	°C/W

[1] Calculated in accordance with JESD 51-7.

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

## **13. Static characteristics**

#### Table 18. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	I	Min	Тур	Max	Unit
Supply							
V <sub>DD</sub>	supply voltage		1	2.3	-	5.5	V
I <sub>DD</sub>	supply current	on pin V <sub>DD</sub> ; operating mode; no load; f <sub>USCL</sub> = 5 MHz					
		$V_{DD} = 2.7 V$	-	-	0.5	5.5	mA
		$V_{DD} = 3.6 V$	-	-	1.5	8	mA
		$V_{DD} = 5.5 V$	-	-	17	25	mA
I <sub>stb</sub>	standby current	on pin V <sub>DD</sub> ; no load; f <sub>USCL</sub> = 0 Hz; I/O = inputs; V <sub>I</sub> = V <sub>DD</sub>					
		$V_{DD} = 2.7 V$	-	-	0.5	5	μA
		$V_{DD} = 3.6 V$	-	-	1.0	10	μA
		$V_{DD} = 5.5 V$	-	-	6	15	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[1]	-	1.70	2.0	V
UFm I <sup>2</sup> C-bu	us inputs USCL and USDA						
V <sub>IL</sub>	LOW-level input voltage		-	-0.5	-	$+0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		(	0.7V <sub>DD</sub>	-	5.5	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-	-1	-	+1	μA
Ci	input capacitance	$V_1 = V_{SS}$	-	-	6	10	pF
LED driver	outputs (LED[23:0])						
$V_{drv(LED)}$	LED driver voltage		(	0	-	40	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.5~V;~V_{DD} \geq 4.5~V$	[2]	100	-	-	mA
I <sub>LOH</sub>	HIGH-level output leakage	$V_{drv(LED)} = 5 V$	-	-	-	±1	μA
	current	$V_{drv(LED)} = 40 V$	-	-	±1	15	μA
Ron	ON-state resistance	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	-	-	2	5	Ω
Co	output capacitance		-	-	15	40	pF
OE input							
V <sub>IL</sub>	LOW-level input voltage		-	-0.5	-	$+0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		(	0.7V <sub>DD</sub>	-	5.5	V
I <sub>LI</sub>	input leakage current		-	-1	-	+1	μA
Ci	input capacitance		-	-	3.7	5	pF
Address in	puts (A[5:0])						
V <sub>IL</sub>	LOW-level input voltage		-	-0.5	-	$+0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		(	0.7V <sub>DD</sub>	-	5.5	V
I <sub>LI</sub>	input leakage current		-	-1	-	+1	μA
Ci	input capacitance		-	-	3.7	5	pF

[1]  $V_{DD}$  must be lowered to 0.2 V in order to reset part.

[2] Each bit must be limited to a maximum of 100 mA and the total package limited to 2400 mA due to internal busing limits.

© NXP B.V. 2011. All rights reserved.


## 14. Dynamic characteristics


Table 19.	Dynamic characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>USCL</sub>	USCL clock frequency		-	-	5	MHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		0.08	-	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition		0.05	-	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		0.05	-	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		0.05	-	-	μS
t <sub>HD;DAT</sub>	data hold time		10	-	-	ns
t <sub>SU;DAT</sub>	data set-up time		30	-	-	ns
t <sub>LOW</sub>	LOW period of the USCL clock		0.05	-	-	μS
t <sub>HIGH</sub>	HIGH period of the USCL clock		0.05	-	-	μS
t <sub>f</sub>	fall time of both USDA and USCL signals		-	-	50	ns
t <sub>r</sub>	rise time of both USDA and USCL signals		-	-	50	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	-	10	ns
Output pr	opagation delay					
t <sub>PLH</sub>	LOW to HIGH propagation delay	$\overline{OE}$ to LEDn; MODE2[1:0] = 01	-	-	150	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	$\overline{OE}$ to LEDn; MODE2[1:0] = 01	-	-	150	ns
Output po	ort timing <sup>[1][2]</sup>					
t <sub>d(USCL-Q)</sub>	delay time from USCL to data output	USCL to LEDn; MODE2[3] = 1; LEDOUTx = 01; outputs change on ninth clock cycle (USCL)	-	-	450	ns
t <sub>d(USDA-Q)</sub>	delay time from USDA to data output	USDA to LEDn; MODE2[3] = 0; LEDOUTx = 01; outputs change on STOP condition	-	-	450	ns

[1] For LED off to fully on, LED fully on to off, or LED individual brightness control to off.


[2] For LED off to individual brightness control or changes in the individual brightness control value, there is a synchronization that may take up to 15 µs for the change to take effect.

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver





## 15. Test information




All information provided in this document is subject to legal disclaimers.

#### **NXP Semiconductors**

# **PCU9656**

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

## 16. Package outline



#### Fig 19. Package outline SOT313-2 (LQFP48)

All information provided in this document is subject to legal disclaimers.

## **17. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 18. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 18.3 Wave soldering

Key characteristics in wave soldering are:

All information provided in this document is subject to legal disclaimers.

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

#### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 20</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 20</u> and <u>21</u>

#### Table 20. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


#### Table 21. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm <sup>3</sup> )			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 20.

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## **19. Abbreviations**

Table 22.	Abbreviations
Acronym	Description
ACK	Acknowledge
CDM	Charged Device Model
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
LED	Light Emitting Diode
LSB	Least Significant Bit
MSB	Most Significant Bit
PCB	Printed-Circuit Board
PWM	Pulse Width Modulation
RGB	Red/Green/Blue
RGBA	Red/Green/Blue/Amber
SMBus	System Management Bus
UFm	Ultra-Fast mode (I <sup>2</sup> C-bus)

# 20. Revision history

Table 23. Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
PCU9656 v.1	20111208	Product data sheet	-	-	

## 21. Legal information

#### 21.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 21.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 21.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

## 22. Contact information

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

44 of 45

#### **NXP Semiconductors**

# PCU9656

#### 24-bit UFm 5 MHz I<sup>2</sup>C-bus 100 mA 40 V LED driver

## 23. Contents

1	General description 1
2	Features and benefits 2
3	Applications 3
4	Ordering information 3
5	Block diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 4
7	Functional description
7.1	Device addresses 6
7.1.1	Regular UFm I <sup>2</sup> C-bus slave address 6
7.1.2	LED All Call UFm I <sup>2</sup> C-bus address
7.1.3	LED Sub Call UFm I <sup>2</sup> C-bus addresses 7
7.1.4	Software Reset UFm I <sup>2</sup> C-bus address 7
7.2	Control register 8
7.3	Register definitions
7.3.1	Mode register 1, MODE1 11
7.3.2	Mode register 2, MODE2 11
7.3.3	PWM0 to PWM23, individual brightness
704	control
7.3.4	GRPPWM, group duty cycle control 13
7.3.5	GRPFREQ, group frequency
7.3.6 7.3.7	CHASE control
7.3.7	state
7.3.8	SUBADR1 to SUBADR3, UFm I <sup>2</sup> C-bus
7.5.0	subaddress 1 to 3
7.3.9	ALLCALLADR, LED All Call UFm I <sup>2</sup> C-bus
7.0.0	address
7.4	Active LOW output enable input
7.5	Power-on reset
7.6	Software reset
7.7	Individual brightness control with group
	dimming/blinking 24
8	Characteristics of the PCU9656 Ultra
	Fast-mode I <sup>2</sup> C-bus
8.1	Bit transfer 25
8.1.1	START and STOP conditions
8.2	System configuration 26
8.3	Data transfer 26
9	Bus transactions 27
10	Application design-in information
10.1	Junction temperature calculation
10.1.1	Example 1: $T_i$ calculation when $T_{amb}$ is
	known (PCU9656B, LQFP48) 32

10.1.2	Example 2: T <sub>i</sub> calculation where only	
	T <sub>case</sub> is known	32
11	Limiting values	33
12	Thermal characteristics	34
13	Static characteristics	35
14	Dynamic characteristics	36
15	Test information	37
16	Package outline	38
17	Handling information	39
18	Soldering of SMD packages	39
18.1	Introduction to soldering.	39
18.2	Wave and reflow soldering	39
18.3	Wave soldering	39
18.4	Reflow soldering	40
19	Abbreviations	41
20	Revision history	42
21	Legal information	43
21.1	Data sheet status	43
21.2	Definitions	43
21.3	Disclaimers	43
21.4	Trademarks	44
22	Contact information	44
23	Contents	45

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2011.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 December 2011 Document identifier: PCU9656